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High Electron Mobility Transistors (HEMTs) are crucially important devices in mi-
crowave circuit applications. As the technology has matured, new applications have
arisen, particularly at millimetre-wave and sub-millimetre wave frequencies. There now
exists great demand for low-visibility, security and medical imaging in addition to telecom-
munications applications operating at frequencies well above 100 GHz.
These new applications have driven demand for high frequency, low noise device opera-
tion; key areas in which HEMTs excel. As a consequence, there is growing incentive to
explore the ultimate performance available from such devices.
As with all FETs, the key to HEMT performance optimisation is the reduction of gate
length, whilst optimally scaling the rest of the device and minimising parasitic extrinsic
inuences on device performance.
Although HEMTs have been under development for many years, key performance metrics
have latterly slowed in their evolution, largely due to the diculty of fabricating devices
at increasingly nanometric gate lengths and maintaining satisfactory scaling and device
performance. At Glasgow, the world-leading 50 nm HEMT process developed in 2003
had not since been improved in the intervening ve years.
This work describes the fabrication of sub-25 nm HEMTs in a robust and repeatable
manner by the use of advanced processing techniques: in particular, electron beam litho-
graphy and reactive ion etching. This thesis describes rstly the development of robust
gate lithography for sub-25 nm patterning, and its incorporation into a complete device
process ow. Secondly, processes and techniques for the optimisation of the complete
device are described.
This work has led to the successful fabrication of functional 22 nm HEMTs and the de-
velopment of 10 nm scale gate pattern transfer: simultaneously some of the shortest gate
length devices reported and amongst the smallest scale structures ever lithographically
dened on III-V substrates. The rst successful fabrication of implant-isolated planar
high-indium HEMTs is also reported amongst other novel secondary processes.
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12. Introduction
Since William Shockley's discovery of the Field Eect in 1945, and the subsequent in-
vention of the Field Eect Transistor in the 1960s, FETs have become the primary
component in modern electronics, owing much to their simplicity, eciency of operation
and ease of fabrication.
The genesis of the HEMT in 1979 [1] was in many ways accidental. At the time, Mimura,
the inventor of the HEMT, was working on GaAs MOSFET development for high-speed
logic, using native oxides as the gate insulator; a system which did not allow inversion
or accumulation due to high surface state density. In 1978, Dingle et al., of Bell Labs,
NJ, published work on a new method of doping in heterostructures [2], making use of
the relatively new eld of molecular beam epitaxy (MBE) to separate electrons from the
dopants. Until this point, it had been impossible to achieve structures which simultane-
ously exhibited high electron density and high mobility.
Since Mimura's work on the MOSFET had proved fruitless, he began work on the con-
nement of electrons in a modulation-doped heterostructure, envisioning a structure in-
corporating a Schottky metal gate placed on the AlGaAs side of a single AlGaAs/GaAs
heterostructure. Both enhancement and depletion-mode devices were demonstrated by
mid-1980. The rst HEMT logic circuits were subsequently reported in 1981, and the
rst low-noise ampliers entered commercial production in 1985.
The HEMT has since found many applications, particularly in microwave communica-
tions and low-noise detectors. Though designed for logic, Schottky gate devices suer
from large gate leakage currents when driven in forward bias, and the high cost of III-V
wafers when compared to silicon. As a consequence, III-V logic has not yet replaced sil-
icon. The HEMT, however, has a variety of uses as the demand for telecommunications
has boomed over the last several decades, and new applications have emerged as the
upper end of the frequency spectrum has become accessible. In particular, the HEMT
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excels as a low-noise device, and has found myriad uses in imaging and amplication
applications. In recent years, the invention of \millimetre-wave" imaging systems has
called for high-sensitivity, low noise detectors and circuits at frequencies in excess of 100
GHz. Millimetre-wave operation refers to the wavelength of the radiation of 1-10 mm,
corresponding to frequencies of 30-300 GHz, whilst sub-millimetre-wave radiation refers
to wavelengths of 0.1-1 mm, covering the spectrum from 300 GHz - 3 THz. Electromag-
netic waves of these frequencies can penetrate low-density materials such as fabrics or
liquids with ease, but are reected by higher-density materials such as metals. As a re-
sult, this frequency range is of great use in satellite, astronomical, low-visibility, security
and medical imaging particularly in addition to its communications applications [3].
It is important to note that the HEMT is not the only candidate device in these elds,
though it has unique advantages. Its principal contemporary is the Heterojunction Bipo-
lar transistor (HBT), which for a great many years trailed the HEMT in performance,
predominantly due to its current gain dependence on emitter area and limitations in par-
asitic resistances [4]. In recent years, however, advances in InP HBT technology have led
to HBTs competing with and exceeding the high-frequency performance of HEMTs [5],
predominantly due to the evolution of the technology towards double heterojunction lay-
outs exploiting pseudomorphic active layers on InP. Presently, an HBT holds the record
cuto frequency of 765 GHz [6].
There are, however, major dierences in the two devices. HEMTs intrinsically exhibit
lower noise than HBTs, due to capacitive coupling between gate and channel which
results in uniquely low noise gures [7]. This is unique to HEMTs and as a result, they
generally exhibit lower noise gures than HBTs at high frequency. As a result, when
high-frequency noise is a concern, as for many MMIC applications such as receivers, the
HEMT will continue to be the device of choice [8, 9].
Fabrication technologies are also fundamentally dierent, with FETs requiring simul-
taneous lateral and vertical scaling, whilst bipolar transistors principally require verti-
cal epitaxial scaling, although the highest-frequency HBTs feature sub-micron emitter
widths. Arguably, HBT technology may, as a result, continue to be more scalable than
that of the more lithographically dependent HEMT in the future [4, 10]. Conversely,
HEMT process ows are more similar to conventional CMOS processes and are easily
adapted for mass production, and, critically, are unipolar devices, more readily suited to
integration with CMOS.
In recent years, much speculation has been made as to direction at the end of the silicon
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roadmap below the 22 nm technology generation, with much eort being expended on
alternative, high mobility channel materials, in which HEMT-like systems are the most
likely candidate. As a result, several groups have focussed research eorts either on the
adaptation of III-V HEMTs to digital applications [11{13] or the development of III-V
MOSFET technology based on the HEMT [14{17].
For these reasons, HEMTs, already a mature technology, are likely to be the focus of
much development for the foreseeable future.
Although HEMTs have been under development for many years, key performance metrics
have latterly slowed in their evolution, largely due to the diculty of fabricating devices
at increasingly nanometric gate lengths and maintaining satisfactory scaling and device
performance, with many groups halting device fabrication at 50-100 nm gate lengths.
In recent years, however, advances in electron beam lithography, plasma processing and
molecular beam epitaxy have once more opened up the ability to fabricate aggressively-
scaled structures.
This project aims to fabricate well-scaled HEMTs at gate lengths of less than 25 nm.
This has required the development of several entirely new process modules and complete
revision of traditional HEMT process ows, building on the foundations of earlier work on
non-annealed ohmic contacts, gate lithography and double-delta-doped device structures.
This thesis describes rst the theory underlying HEMT operation and the processes and
methods used to fabricate and characterise the materials and structures required for
their realisation. A review of current research will then be presented before extensively
describing the processes and techniques developed for reliable short gate-length device
fabrication and the devices resulting from this work.
43. The High Electron Mobility
Transistor
3.1 Introduction
The High Electron Mobility Transistor (HEMT) is a unipolar eld eect device, relying
on the modulation of the electron population of a channel between source and drain
to control the drive current of the transistor. Where HEMTs dier from MOSFET
or MESFET devices, however, is in the use of multiple heterojunctions in the device
layer structure, which act to conne electrons, improving transport characteristics. Such
heterostructures are formed by the union of two dissimilar semiconductors. This junction
of two materials with dierent bandgaps results in the formation of discontinuities in the
structure of the conduction and valence bands through the device, which create the
connement eects that prove so desirable in improving device performance. As a result,
HEMTs are also known as HFETs (Heterojunction FET) or MODFETs (Modulation-
Doped FET), monikers which, given the non-linear transport eects observed in short-
channel devices, described later in this chapter, may be more descriptive than the `HEMT'
acronym by which the devices are historically known.
This chapter will describe the operation of these devices and the underlying physics
which governs it. In doing so, the material properties, electron dynamics and issues
pertaining to the eective scaling of HEMTs will be discussed, and the gures of merit
and equivalent circuits used as metrics for device performance will be outlined.
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3.2 Device overview
The HEMT consists of a multi-layer stack of semiconductor materials which comprises
the vertical architecture of the device. In the case of the devices forming the scope of
this work, this is formed using the InGaAs/InAlAs materials system and typically re-
alised by Molecular Beam Epitaxy (MBE) or Metal-Organic Chemical Vapour Deposition
(MOCVD), which will be described in Chapter 4. HEMTs, like all FETs, rely on the
application of a voltage between source and drain to create a current ow in a channel
region. For a given source-drain voltage, the electron population of this channel, and
hence the current ow, is then controlled by the application of a gate voltage.
W
Channel doping
Figure 3.1: General layout of a HEMT.
Figure 3.1 shows a general schematic of a HEMT in cross-section. The channel of the
device is typically formed in InGaAs and is buried by several ancillary layers; the spacer,
barrier and cap layers, all of which are formed during wafer growth. Doping is also intro-
duced during wafer growth in order to populate the channel, usually in the form of delta
doping, described in Section 3.4.1. The cap layer is highly-doped and allows the forma-
tion of low-resistance source and drain contacts to the device channel (Section 3.5.4),
and is selectively etched away between the source and drain during device fabrication,
exposing the undoped barrier layer. The gate is dened on the surface of the barrier
layer. The role of the spacer layer is to enhance electron mobility in the channel, as will
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be described in Section 3.4.1.
The source and drain contacts are metallic and must be ohmic in nature (Section 3.5.4),
whilst the gate is also metallic, but forms a Schottky contact to the barrier, as discussed
in Section 3.5.3.
The buer layer shown in Figure 3.1 has the dual purpose of providing a high-quality
surface with a lattice constant similar to that of the channel for optimal channel growth,
and to provide electron connement in the channel, preventing real space transfer and
leakage into the buer.
HEMTs are generally considerably wider than their length and are completed by coupling
a thick metallic bondpad layer to the three contacts.
Understanding HEMT operation requires rst an understanding of the underlying mate-
rials physics, so it is this on which the next sections are focussed.
3.3 Electron transport in semiconductors
Conduction in semiconductors is dened by their band structure - particularly the bandgap
of the material dened by the separation of the conduction and valence bands, and re-
sulting from the quantum mechanical properties of matter. Electrons in atoms are con-
strained to quantised energies resulting from the Schr odinger wave equation associated
with a potential well formed around the atom's nucleus [18]. When many atoms are
then arranged in solids, these energy levels form bands of closely-spaced energy levels
[19]. Since electrons are fermions, states in low energy bands quickly become lled,
leaving empty states in upper energy bands. These low-energy bands are known as va-
lence bands, whilst upper, usually empty, states are known as the conduction bands. In
metals, the lower conduction band states are partly lled, whilst in intrinsic semicon-
ductors, most conduction band states are empty, rendering the material high-resistivity
[20]. The Fermi-Dirac distribution function describes the probability of a state being
lled, and the Fermi level, Ef, describes the energy at which this probability is one half
[21]. The Fermi energy, given by Equation 3.1, is usually positioned mid-bandgap in
intrinsic semiconductors:
Ef =
Ec + Ev
2
+
kBT
2
ln
Nv
Nc
(3.1)
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Where Ec and Ev are the conduction and valence band minimum and maximum, re-
spectively, kB is the Boltzmann constant, T is temperature, and Nc and Nv are the
conduction and valence band densities of states.
Electrons may be thermally excited from the valence band to the conduction band, al-
lowing conduction to occur either by the electrons themselves or by vacated holes in the
valence band. At room temperature, however, electron thermal energies are generally
an order of magnitude lower than the bandgap of all but the narrowest-bandgap semi-
conductors, and intrinsic semiconductors are highly resistive. Dierent semiconductors
exhibit various bandgaps with accordingly varying properties.
Doping a semiconductor by introducing impurities from adjacent groups of the periodic
table introduces further free charge carriers once they become ionised, enhancing con-
ductivity. Such impurities are either classied as donors, where excess electrons are in-
troduced, or acceptors, where an extra hole is created, introducing excess positive charge
carriers. Donors introduce extra energy levels at the bottom of the conduction band,
shifting the Fermi level upwards, whilst acceptors create levels near the top of the va-
lence band, shifting the Fermi level downwards. Situations where the semiconductor has
excess electrons are referred to as n-type, whilst materials where holes are the majority
charge carrier are known as p-type. In the case of III-V materials, silicon is a commonly
used n-dopant, whilst beryllium or carbon are frequently used to p-dope.
For n-type materials, the Fermi level can be expressed with respect to the density of
states in the conduction band, Nc and the donor concentration, Nd:
Ef = Ec   kBT ln
Nc
Nd
(3.2)
Since electrons are the majority charge carriers in HEMTs, the remaining chapter focusses
on electron transport exclusively.
3.3.1 Drift, diusion, scattering and mobility
Electrons in the conduction band move similarly to electrons in free space, in that their
behaviour can be described by the three-dimensional Schr odinger wave function as a
consequence of the three-dimensional periodic potential of the crystal [18] :
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 k(r) = ukexp(jk  r) (3.3)
The wave vector, k =
p
~ = 0, where p is momentum, ~ is the reduced Planck constant
and uk the periodic Bloch function resulting from the lattice periodicity.
In three-dimensional semiconductors, the wave vector energy depends on the direction
of the wave vector in the lattice, and energy extrema occur with varying k along the
crystal planes. Zinc-blende crystals such as GaAs and InGaAs have three conduction
band energy minima: the   valley which occurs at k = 0 along the (000) plane; the L
valley, which lies along the (111) plane; and the X valley, near the (100) plane. There
are additionally three valence band maxima, all at k = 0.
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high-frequency components of the error resulting in faster and
more robust convergence [24].
A. Pseudopotential Code
A full-band representation of the electron dispersion rela-
tionship is computed via the empirical pseudopotential method
(EPM) [25], [26] and includes local, nonlocal, and spin-orbit
interactions into the calculation of the resulting material band
structure. This EPM uses nonlocal corrections only on the off-
diagonal Hamiltonian elements in keeping with the original
formulations of this effect [27], [28]. In addition, the pseudopo-
tential parameters are adjusted to give a best ﬁt to the valence
band at   and the positions of the three conduction band
minima, rather than the overall optical absorption properties,
although the starting parameters were taken from Chelikowsky
and Cohen [25], [26] and from Pötz and Vogl [29]. An im-
portant effect that must be accounted for in our simulations is
the strain caused by the lattice mismatch at the In0.52Al0.48As/
In0.75Ga0.25As heterojunctions. This strain is the result of
lattice deformation due to growth layer accommodation of
the lattice spacing in the underlying substrate material. These
physical changes in the crystal lattice result in changes in the
Brillioun zone (BZ) and a subsequent breaking of degeneracy
in the electronic band structure as the material changes from
a zinc-blende structure to a tetragonal one. The end result is an
enlargedirreducibleBZwedgethathasverydifferentsymmetry
properties than that of the former zinc-blende structure.
In order to model the effects of the strained band structure in
our simulator, we match the lattice constant of In0.75Ga0.25As
to that of the InP substrate and, then, systematically adjust and
ﬁne-tune the correct symmetric and antisymmetric pseudopo-
tential parameters to match as closely as possible a bandgap
energy of 0.58 eV [30] and the corresponding energy offsets be-
tween  -L and  -X valleys in the electron dispersion relation-
ship. It is important to emphasize here that, in our simulations,
we have maintained a zinc-blende material structure and simply
appliedthenecessarystrainhydrostatically.Thisapproximation
assumes an isotropically strained unit cell and allows us to
utilize a smaller irreducible wedge than would be necessary for
a tetragonal crystal structure. We have taken this approach for
the simple reason that the nature of the tetragonally distorted
cell and its band structure is not known at this time. This is
further complicated by the fact that Mikkelsen and Boyce [31]
have shown that the In-As and Ga-As nearest neighbor bond
lengths remain nearly constant at the binary values over the
entire composition range. How this varies with the strain and
the tetragonal distortionis not known, so that approximating the
band structure with the hydrostatically strain alloy is probably
as accurate as we are likely to be able to be at the present
time. The expansion of our simulation tool to include the
effects of pseudomorphic strain and the symmetry properties
of tetragonally distorted materials directly is an active area
of research within our group, but must await some signiﬁcant
advances in our understanding of materials. The resulting band
structure of the strained In0.75Ga0.25As is shown in Fig. 1.
This gives a conduction band effective mass of approximately
0.037m0.
Fig. 1. Band structure of the hydrostatically strained In0.75Ga0.25As used in
the device simulations. The main gaps have been set with the data taken from
the study in [30].
B. Phonon Model
Phonons in ternary compounds often exhibit two-mode be-
havior, resulting in six optical branches instead of three. The
use of InGaAs, in particular, results in both GaAs-like and
InAs-like modes for which the compositional dependencies
of longitudinal and transverse optical modes have been ex-
perimentally measured and compared with theoretical calcula-
tions [32]. In order to determine the proper electron-phonon
scattering rates, the full phonon spectra for the material is
computed over the ﬁrst Brillouin zone. We accomplish this
by using a Keating model [33] and a 14-parameter valence
shell model [34]–[36] to calculate the lattice energy. However,
the LO modes are affected by the dielectric properties as well
as the elastic properties, and it is not known how these vary
with the strain in the crystal or with the tetragonal distortion.
As a result, for the results presented in Section III, phonon
scattering rates were calculated using only the InAs phonon
modes. This approximation was used due to the In-rich nature
of the simulated alloy and the fact that the InAs-like LO mode
would dominate the overall scattering. This was found to yield
device simulation results that are comparable with measured
device characteristics.
Speciﬁc scattering mechanisms due to deformation potential
optical and acoustic phonons, and polar optical phonons are
included within the code. Impurity scattering is included via
the Ridley model [37]. By using these models, all of the
possible initial and ﬁnal momentum states for each possible
scattering mechanism are pretabulated and stored in extensive
data tables ( 1.5–2 GB) which are subsequently loaded into
randomaccessmemory(RAM)duringsimulationruntime.This
preprocessing step simpliﬁes the ﬁnal state selection process to
thegenerationofasinglerandomnumbersigniﬁcantlyreducing
the time required to update the corresponding carrier energy
and momentum [22]. Although our simulator can model the
effects of impact ionization, we have not explicitly included
this feature within the current simulations. The inclusion of the
effects of impact ionization will be reported on in the future.
Figure 3.2: Band structure of In0:75Ga0:25As. After Ayubi-Moak et al. [22].
Most III-Vs such as GaAs and InGaAs are direct-bandgap semiconductors, as shown in
Figure 3.2, in that the conduction band minimum occurs directly above the valence band
maximum for a given k.
In free space, the energy of an electron, E, is related to the wave vector as [23]:
E =
~2k2
2m
(3.4)
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Where m is electron mass. In semiconductors, a similar case applies near the conduction
band minimum, where me is the eective electron mass [24]:
E(k) = Ec +
~2k2
2me
(3.5)
As a result, the electron energy is strongly dependent on the value of the wave vector and
upon the eective mass. In higher conduction band energy valleys, where eective mass
is greater than that in the   valley, energy, and so velocity, can therefore be signicantly
reduced.
Free electrons in semiconductors are subject to both drift and diusion. Diusion pro-
cesses result from random motion due to thermal energy acquired as a result of the
environment, and act to drive carriers from densely populated regions to those of low
density. This diusion process results in a net transfer of electrons from one region to
another and hence generates a diusion current.
Drift processes, conversely, result from the application of an external electric eld; in
transistors, normally due to the application of voltages between the terminals of the
device. Electrons, as charged particles, are strongly accelerated by these electric elds,
and electron drift results in addition to the thermal processes at work.
Considering an electron moving under the inuence of an electric eld in a semiconductor,
by equating Newton's second law of motion with the applied force from the electric eld:
me
dv
dt
= q (3.6)
Where me is electron eective mass, v is the drift velocity resulting from the applied
electric eld, .
Scattering - a simple overview
In reality, electrons do not propagate ideally in an electric eld, and are impeded by
collisions and other scattering events which change their energy or momentum. Scattering
can have many causes, and generally many processes are simultaneously at work. The
eect of scattering is to perturb the electron wave function on each event.
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Most scattering is due to aperiodicity or imperfection in the crystal structure, and known
generally as defect scattering. Generally, these scattering events are inelastic and electron
energy is not usually conserved [25]. Scattering is possible due to unintentional imper-
fections and dislocations in the semiconductor crystal, and is hence strongly dependent
on the growth conditions, strain and substrate. Under well-controlled epitaxial growth
conditions, crystal defect scattering is not usually dominant.
Ionised impurity scattering results from coulombic interactions of electrons with the
electric elds of dopants which have subsequently become ionised. The situation with
ionised impurity scattering is further complicated where carrier density is high by the
fact that ionised impurities may attract electrons which act to screen the eld, resulting
in an electrostatically complex situation [26]. An unfortunate consequence of ionised
impurity scattering is that the rate increases with doping.
Neutral impurity scattering occurs due to interactions with unionised impurities, and has
a weak contribution.
Ternary semiconductors are also subject to alloy scattering [27] since they are intrinsically
not fully ordered. The distribution of the ternary alloy components in the lattice is
eectively random, resulting in natural aperiodicity which may scatter electrons. Alloy
scattering, however, tends to be a weak eect at room temperature.
Interface scattering [28] is one further defect-based mechanism. Practical interfaces are
non-ideal, and subject to both imperfections of roughness and the presence of surface
states. Interfacial scattering is usually unimportant for bulk epitaxial growth, but im-
portant when considering thin lms, conduction near surfaces and metal-semiconductor
or insulator-semiconductor interfaces.
At nite temperatures, the crystal lattice also vibrates, with the emission of either low-
frequency acoustic phonons or high-frequency optical phonons [25] which may scatter
electrons. Optical phonon scattering in particular can have a serious impact on trans-
port, since optical phonons generally have high momentum. Phonon scattering par-
ticularly can also lead to intra- or intervalley transfers due to the frequent changes in
momentum, resulting in changes in electron eective mass with a correspondingly di-
rect impact on carrier velocities. Optical phonon processes are particularly complex in
compound semiconductors due to the polarised nature of the atoms [25].
Electron-electron scattering can also occur at high electron densities, though it is gener-
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ally an elastic process. Carrier scattering, however, may cause further interactions with
phonon scattering processes.
In general terms, therefore, scattering acts to perturb electron transport, to the detriment
of average velocity. Dierent mechanisms may be dominant under dierent conditions of
eld and temperature, and although it may be minimised, scattering is inescapable.
Subtracting a proportional term from Equation 3.6 to account for scattering [29] results
in Equation 3.7:
me
dv
dt
= q   me
v
np
(3.7)
Where np is the momentum relaxation time, which describes the mean time between
scattering events; generally less than 1 ps. Equivalently, the mean free path describes
the distance between successive collision events.
At signal frequencies such that 2f  1
np, me
dv
dt  0. Hence:
q  me
v
np
(3.8)
) v =
qnp
me
=  (3.9)
Where  is the low eld mobility, which describes the variation of velocity with electric
eld and is a measure of low-eld electron transport.
3.3.2 Field-dependent transport
HEMTs are often operated at high source-drain bias, hence large electric elds. Consid-
ering also that the application of a gate voltage can create an electrostatically complex
eld distribution, it is therefore important to understand the principles at work at various
applied electric elds.
At low applied electric elds, electron velocity increases linearly with mobility, according
to Equation 3.9. As electron energy increases, however, the scattering rate also increases.
As the eld increases beyond a critical magnitude, Fc, the electron energy is sucient to
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Figure 3.3: Field-dependent transport eects in bulk semiconductors illustrating the re-
sults of velocity saturation and intervalley scattering on electron velocities.
excite lattice vibrations, resulting in additional phonon emission and increased scattering
rates of the so-called \hot" (high energy with respect to the lattice energy) electrons. As
a result, the hot electron loses velocity [31] as a consequence of the combined increased
scattering probability, and the average drift velocity saturates, no longer dependent on
electric eld and independent of mobility, as guratively illustrated in Figure 3.3(a).
Optical phonon scattering has been shown to be the principal cause of electron scattering
under high-eld conditions [32].
In multi-valley semiconductors such as the InGaAs/InAlAs material system, however,
there is a further mechanism to consider. As electric eld is increased, the electrons gain
sucient energy relative to the lattice to permit transition from the central   valley to the
L and X valleys [33]. These high-energy valleys feature relatively higher eective masses,
resulting in reduced drift velocities as per Equation 3.9 [26]. As electric elds increase,
more carriers transit to the upper valleys and velocity eventually saturates at the value
associated with the most highly populated valley. Electrons may then subsequently
scatter back to the   valley. As a function of electric eld, velocity therefore peaks,
following the saturation curve for the   valley, before dropping and reaching a nal
saturation value determined by the valley occupation distribution of the ensemble carrier
population [31]. As a consequence, negative dierential mobility [34] can occur as the
electric eld is increased - an eect harnessed in some resonant devices [35]. Dierent
semiconductors exhibit a range of valley separations and eective masses, and hence
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produce various critical elds, peak and saturation velocities, as illustrated in Figure
3.3(b).
The transport situation is further complicated by non-equilibrium eects resulting from
the mesoscopic length scales involved in advanced devices, as will be discussed in depth
in Section 3.8.
3.4 Heterostructures
The development of epitaxial growth techniques throughout the last two decades of the
twentieth century brought the capacity to grow multiple layers of dissimilar semicon-
ductors, known as heterojunctions or heterostructures, allowing the vertical engineering
of electronic devices with atomic-level precision; a capability on which devices such as
the HEMT are founded.
Since the lattice constant of a semiconductor crystal is dependent on atomic size, there are
restrictions on the layers which may be sequentially grown due to the strain that results
from large variations in atomic spacing. This strain can induce lattice imperfections,
causing increased carrier scattering and poor surface morphology which may hinder device
realisation. Whilst layers of dissimilar lattice constant may be grown, the strain must be
managed, and constraints exist on possible thicknesses before defects occur [36].
A given ternary or quaternary materials system will exhibit a wide range of bandgaps
and lattice constants, not all of which can be realised epitaxially. The arsenide materials
system is one of the most versatile, as is demonstrated in Figure 3.4, in which the lattice
constants of InGaAs, InAlAs and AlGaAs have been calculated by Vegard's Law [37] and
the bandgaps for which have been calculated using the most recent gures from [38].
As indium is added to GaAs, its lattice constant increases between 5.653  A and 6.08  A (InAs),
whilst adding indium to AlAs (5.661  A) also increases the lattice constant of InAlAs to-
wards that of InAs.
It is important to note the lattice constants of the ternaries in Figure 3.4 with respect to
those of the GaAs and InP binaries which serve as substrates, particularly in the case of
In0:53Ga0:47As and In0:52Al0:48As, which are lattice-matched to InP. In this case, though
the lattice constants are identical, the dierence in bandgaps is 0.71 eV.
It is also interesting to note that a strained layer may yield dierent properties in ac-
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Figure 3.4: Arsenide ternary bandgap and lattice constant variation with composition.
cordance with its altered lattice constant; bandgap and valley separations are modied
by the induced strain, as well as the band curvatures [39]. Eective mass variations can
result, with corresponding variations in mobility and peak velocities. As a consequence,
it has been reported that strained layers incorporated into devices can enhance their
performance [40].
The manner in which the buer layer is grown determines the device type. The simplest
case is the lattice-matched device, where the atomic spacing of the channel material is
matched to that of the substrate wafer, usually either GaAs or InP, which provide a
good lattice match for various ternaries as shown in Figure 3.4. By matching the two
lattice constants, lattice dislocations and strain are avoided. Unfortunately, it is usually
undesirable to grow lattice-matched channels, which tend to exhibit inferior transport
properties.
Metamorphic devices use a graded buer which gradually varies in lattice constant to
accommodate the strain induced by growing a layer of larger lattice constant on a sub-
strate of smaller lattice spacing. Various methods exist, but a popular method uses a
graded InAlAs/InGaAs superlattice to grow high-indium channel materials on GaAs.
Pseudomorphic devices utilise a strained channel, usually slightly lattice-mismatched to
either the underlying buer layer. The common use of high-indium channels in pseudo-
morphic devices results in improved performance due to improved electron transport, but
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managing the strain in the mismatched layers is imperative to avoid lattice dislocations.
As an example, channels with very high indium content can be grown on buers lattice-
matched to indium phosphide, resulting in improved mobility and saturation velocities.
Pseudomorphic approaches can also be adopted on metamorphic buers, allowing chan-
nel materials to be highly mismatched to the substrate by grading the buer to gradually
vary channel strain. The InGaAs/InAlAs materials system will be discussed in greater
depth in Section 3.4.
Formation of the InGaAs/InAlAs heterojunction
To consider the mechanisms underlying the formation of heterojunctions, the band struc-
tures of the two dissimilar materials must be considered. The Anderson model [41] for
band alignment will be used to explain band line-up across the junction, which uses
the relative electron anities of the two semiconductors to calculate the band position.
Whilst more physical methods for heterostructure line-up have since been developed [42],
the Anderson model is ideologically simpler and more tting to our purposes, whilst its
shortcomings have been reported to be minimal in conceptual terms [43].
We consider rst the two semiconductors separately in Figure 3.5(a), where Ec is the
lower conduction band edge, Ev is the upper valence band edge and Ef is the Fermi
level. The In0:52Al0:48As layer in n-doped, and hence the Fermi level is close to the
conduction band edge. In contrast, the Fermi level is near the middle of the bandgap in
the undoped In0:75Ga0:25As. In addition to their dierent bandgaps (Eg), In0:52Al0:48As
and In0:75Ga0:25As also exhibit dierent electron anities (), which are dened as the
energy required to move a free electron from the conduction band to the energy level of
the vacuum (dened as the energy of an electron at rest, far from the solid).
As a result, there exist discontinuities in the conduction and valence band energies be-
tween the two semiconductors, equivalent in total to the dierence in their bandgaps.
In non-degenerate semiconductors, the conduction band discontinuity is independent of
doping, and is specied by the Harrison model to be:
Ec = 1   2 (3.10)
Terso, et al. [44], however, showed the osets to be more accurately determined by the
Schottky barrier heights of the two materials, not their electron anities. Regardless of
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the exact magnitude, the relation of the osets to the bandgaps is:
Eg = Eg1   Eg2 = Ec + Ev (3.11)
In isolation, due to their dierent bandgaps and the heavy doping of the n+-In0:52Al0:48As,
the Fermi levels of the two semiconductors are very dierent. On heterojunction for-
mation under equilibrium conditions, the Fermi level must remain constant across the
interface, whilst the vacuum level must remain parallel to the conduction band edge,
since the bulk material properties remain unchanged.
χ1 =4.09 eV 
Eg1 =1.53 eV 
χ2 = 4.28 eV
Eg2 = 0.60 eV
Vacuum level
n+-In0.52Al0.48As In0.75Ga0.25As
Ec1
Ev1
Ef1
Ec2
Ev2
Ef2
(a) Band diagrams for isolated In0:52Al0:48As and
In0:75Ga0:25As.
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junction.
Figure 3.5: Formation of the n+-In0:52Al0:48As / In0:75Ga0:25As heterojunction, as de-
scribed by the Anderson model.
As a consequence, higher-energy electrons diuse from the highly-doped In0:52Al0:48As
into the undoped In0:75Ga0:25As, depleting the In0:52Al0:48As over a region of thickness
W and leaving their ionised donors; a net positive space charge. A net negative charge
accumulates from the electrons gathering in the InGaAs, eventually reaching equilibrium,
when the electron transfer stops.
This dipole sets up an electric eld across the heterojunction governed by the built-in
voltage, Vbi, causing band-bending to occur in the conduction and valence bands of the
semiconductors (Figure 3.5(b)). This band-bending, combined with the magnitude of
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Ec, results in the formation of a quasi-triangular potential well in the conduction band
[45], and is described by the Poisson equation and Gauss's Law [21].
3.4.1 Modulation doping and 2-Dimensional Electron Gas
Since the dimensions of the well formed are similar to the wavelength of the electrons,
quantum eects begin to dominate, resulting in the formation of discrete quantised energy
levels as a result of the boundary conditions placed on the electron wave function at
the edges of the well. Electrons, as a result, sequentially ll the unoccupied minimum
energy states. Due to the non-uniform well width as a result of the gradual bending of
the conduction band, the energy states become closer together as the well widens, as
illustrated in Figure 3.6.
Electrons diffuse into InGaAs
Donors ionised
but spatially separated
Electron energies quantised 
due to well dimensions.
E1
E2
E3
E4
Ec
Ef
Figure 3.6: Formation of the InGaAs 2DEG.
Since electrons within the well are constrained by this quantum connement perpendic-
ular to the interface, they are at liberty to move in only two dimensions. This sheet of
electrons is known as a two-dimensional electron gas (2DEG). Since the electron accumu-
lation layer in the undoped In0:75Ga0:25As is supplied by the heavily doped In0:52Al0:48As,
electrons in the 2DEG are spatially separated from their donor impurities and mobility
is greatly increased due to the reduction of ionised impurity scattering. This scheme
is known as modulation doping, rst proposed by Dingle, et al [2]. Modulation doping
enables simultaneous high mobility and high electron density; impossible with regular
doping. It is noteable that modern HEMTs generally also use an undoped spacer layer,
as evident from Figure 3.1, to further separate the channel from the ionised donors,
reducing the contribution of remote impurity scattering. Though the use of a spacer
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increases mobility as a consequence, it necessitates that a channel doped from above is
buried by the combined spacer and barrier thickness, with according scaling issues as
detailed in Section 3.8.
By forming a 2DEG layer at the heterostructure interface, a high-mobility channel can
therefore be created for a eld-eect device, with enhanced mobility only in the directions
intended for electron ow, between source and drain.
In order to determine the exact band structure and charge distributions, and therefore the
2DEG population, the Poisson and Schr odinger equations must be solved self-consistently
perpendicular to the heterojunction; generally done in software using iterative nite
element methods [46] due to the problem's complexity.
The Poisson equation is [47] :
r((z) r(z)) =  q[Nd(z)   Na(z) + p(z)   n(z)] (3.12)
The Schr odinger equation is [47] :
"
 
~2
2me
 + Ec(z) + Vxc(z)
#
i(z) = ii(z) (3.13)
Where (z) is the dielectric constant at a given position, z, across the heterointerface,
(z) is electrostatic potential, Na(z) is acceptor density, p(z) is hole concentration, i
is the eigenenergy of the ith sub-band (solution to the wave equation i(z) at a given
position), Vxc accounts for electron-electron interactions. All other symbols have their
former meanings.
The electron concentration of the 2DEG from a self-consistent Poisson-Schr odinger solu-
tion for a generic heterojunction has been determined to be [47] :
n(z) =
X
i
mekBT
~2 ln

1 + exp
Ef   i
kBT

ji(z)j (3.14)
The modulation of the 2DEG density by application of a gate bias will be described in
Section 3.6.
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3.5 Semiconductor interfaces and surfaces.
Understanding HEMT operation requires more than an understanding of transport in
semiconductors; devices rely on interfaces to the semiconductor via the various contacts
that allow the current ow to be controlled. As such, the interfaces to these contacts are
very important.
Interfaces to semiconductors create an interesting situation; transport in a bulk crystal is
governed by the carrier wave function as a result of the periodicity of the crystal lattice
described by the Kronig-Penney model, but termination of the periodicity signicantly
aects the band energies. Tamm [48] was the rst to realise this possibility, and in doing
so, began investigations into one of the least clearly understood solid-state phenomena.
He found that it was possible for energy levels to exist whose electron wave functions
were restricted to the surface layer. The phenomenon was later investigated by Shockley
[49], who discovered that surface energy levels may exist for very small lattice constants
at \forbidden" energies outwith the usual allowed energy levels, forming surface bands,
which are normally partially lled in semiconductors. He also noted that most metals,
also crystalline, would exhibit partial lling of surface states as well.
Bardeen later furthered this work, [50], with a particular focus on the importance of
surface states for forming metallic contacts to semiconductors. He noted that, further to
Shockley's interpretation, one surface state will be formed for each surface atom, and that
they may arise from many more sources than the interruption of the periodic potential;
imperfections at the surface, contaminant foreign atoms and impurities. He deduced
that the number of surface states is therefore likely to be very large with respect to the
number of surface atoms.
The presence of these surface states therefore leads to the creation of a surface charge as
the levels become partly lled, as is usual for semiconductors. This charge then acts to
repel free electrons, creating a double layer of charge whereby the surface region of the
semiconductor becomes depleted of free electrons. Surface states are thoroughly relevant
to device design, since they aect not only metal-semiconductor interfaces, but can in-
teract with the surrounding atmosphere to aect reliability, induce extra capacitances,
or react in frequency-dependent trapping mechanisms which may aect performance in
unpredictable ways.
The Bardeen model was further rened by Heine [51], but the core model remains the
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same, and so it is this on which the following discussion centres.
3.5.1 Metal-semiconductor interfaces
The rst analyses of metal-semiconductor interfaces were developed by Schottky [52],
and do not include any interpretation of surface states, but are a useful starting point.
The Schottky model was so successful that rectifying contacts are still usually named
Schottky contacts.
Vacuum level
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qφm
qφb
qχs
Figure 3.7: Band diagram of an ideal Schottky contact.
As with the formation of a heterojunction, when a metal and n-doped semiconductor
are brought into intimate contact, their Fermi levels align, and electrons diuse from the
semiconductor into the metal (where the Fermi level is generally in the conduction band).
The diusion creates an electric eld, causing band-bending, until the Fermi levels align
under equilibrium conditions.
The band-bending therefore creates a conduction band discontinuity between the con-
duction bands of the metal and semiconductor, usually referred to as an energy barrier
or the Schottky barrier, and illustrated in Figure 3.7.
The height of the ideal Schottky barrier, b, is then given by [21]:
qb = q(m   s) (3.15)
According to the Schottky model, therefore, the magnitude of the barrier should be
dependent on the metal work function, m and the electron anity of the semiconductor,
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s. For an ideal Schottky contact, therefore, it would be possible to tailor the barrier by
controlling both the metal used and the dopant density of the semiconductor.
Bardeen's model [50] of the junction takes surface states into account. Since III-V ma-
terials have a large surface state density, it is this model which is more relevant to the
understanding of contact formation. In such systems, the interface states are sucient
to pin the Fermi level below the conduction band, with the consequence that the energy
barrier becomes independent of the metal work function.
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Figure 3.8: Band diagram of a Bardeen-type contact, where surface states pin the Fermi
level and the the energy barrier is independent of work function. Adapted from
Cowley and Sze [53].
Figure 3.8 shows the pinned-Fermi level case. The region shown between the metal and
semiconductor represents the interfacial region of thickness  dened by the surface state
density supporting a potential dierence of . 0 describes the required energy at which
surface states must be lled to ensure charge neutrality, whilst n is the oset of the
Fermi level from the conduction band edge.
If the density of surface states is suciently large that q(m   ) can be entirely com-
pensated by the surface states, no diusion occurs from the semiconductor to the metal,
and the process is independent of both work function and doping. As demonstrated by
both Figure 3.8 and Equation 3.16, the barrier rather becomes a function of the bandgap
and surface state density.
b = Eg   0   n (3.16)
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As a consequence, the Fermi level in equilibrium is \pinned" to an energy below the
conduction band. In the case of lattice-matched InAlAs, this energy is around 0.65 eV
[54].
The width of the depletion region formed by the barrier can be calculated using the
Poisson equation (Equation 3.17).
w =
r
2s
qNd
(qb   V ) (3.17)
Where w is the barrier width, s is the dielectric constant of the semiconductor, qb is
the barrier height and V is the applied voltage.
In reality, the barrier is determined by elements of both the Schottky and Bardeen ap-
proaches [53]. The dominant contribution to the barrier height is determined by the
surface state density and the thickness of the interfacial layer between the metal and
semiconductor.
For III-V's, however, a large degree of Fermi pinning is both well accepted and experimen-
tally veried [54, 55]. It is, furthermore, interesting to note that the Schottky eect acts
to reduce the eective barrier height close to the metal/semiconductor interface beyond
that predicted by a Bardeen-type model, as electric elds due to image charges in the
metal cause further band-bending, resulting in rounded energy barriers which decrease in
energy approaching the interface. Whilst the eect does occur at equilibrium, it becomes
more pronounced under large applied bias [21].
3.5.2 Electron transport across barriers
The energy barriers imposed by metal-semiconductor interfaces must be overcome in
order for current to ow. Three main mechanisms exist by which electrons can transit a
barrier; thermionic emission, eld emission and thermionic eld emission; illustrated in
Figure 3.9 [21]. In addition, transport may occur by recombination and hole transport
via the valence band, but we focus here on majority carrier transport. Whilst in practice,
all three of the main mechanisms are likely to play a transport role, the dominant method
will be determined by the width of the barrier and its magnitude, which, as discussed
in Equations 3.16 and 3.17, are dependent on the intrinsic material properties and the
dopant density.
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Figure 3.9: Overview of various barrier-transition mechanisms under forward-bias condi-
tions, incorporating the Schottky eect.
Thermionic emission
Thermionic emission relies on thermal energy to excite the electrons with sucient energy
to cross the energy barrier. Thermionic emission generally occurs in low-doped semicon-
ductors, where the energy barrier is too wide for tunnelling to occur, as described by
Equation 3.17. As a consequence, electrons must have thermal energy E  qb to transit
the barrier.
JTE _ exp

 
Ebarr
kbT

(3.18)
The current density under thermionic emission conditions is shown in Equation 3.18;
an exponential dependence on the magnitude of the energy barrier, Ebarr, which takes
the barrier values annotated in Figure 3.8 under varying bias, and on temperature, T.
In thermal equilibrium, Ebarr = qVbi. As a result, increased temperature will enhance
thermionic emission, as will reduced barrier magnitude, caused by a small bandgap or
suppressed surface state density (Equation 3.16).
Field emission
Field emission is based on the quantum dimensions of the barrier, and is caused by the
tail of the electron wave function extending through a very thin barrier. It therefore tends
to occur in highly-doped contacts. Field emission occurs when electrons have insucient
energy to cross the barrier thermionically, but are able to tunnel directly through the
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energy barrier, allowing a current to ow.
The tunnelling probability is dependent on the barrier energy magnitude and width, and
leads to tunnelling current densities as described by Equation 3.19.
JFE _ exp

 
Ebarr
E00

(3.19)
Where E00 is the tunnelling parameter:
E00 
q~
2
r
Nd
sme
(3.20)
Consequently, the tunnelling current is strongly dependent on
p
Nd. Since the barrier
width varies with dopant density, the tunnelling probability increases as the barrier thins.
Thermionic eld emission
Thermionic eld emission usually occurs between the doping densities where thermionic
and eld emission dominate. It is a combination of the thermal and tunnelling transport
phenomena, whereby electrons have insucient energy to cross the barrier thermally, and
the barrier is too wide for direct tunnelling. Electrons with a degree of thermal excitation,
however, may may be able to tunnel through the barrier, since its width decreases with
increasing energy. This results in the ow of a thermionic eld current, varying as [56]:
JTFE _ exp
0
@ Ebarr
E00 coth( E00
kBT )
1
A (3.21)
Where E00 is as expressed in Equation 3.20. Thermionic eld emission is therefore
expected to increase with increasing temperature, and is strongly dependent on both
barrier magnitude and dopant density. In particular, as for eld emission, thermionic
eld emission will increase for a higher dopant density.
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3.5.3 Rectifying (Schottky) contacts
In rectifying contacts, the main transport process is by thermionic emission [21], and
where a reverse bias is applied, the magnitude of the energy barrier is much greater than
the electronic thermal energy.
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Figure 3.10: Band diagrams of metal/low n-doped semiconductor junction under various
bias conditions, where thermionic emission is likely to dominate. After Sze
[21].
If the junction is forward-biased (Figure 3.10(b)), the barrier height impeding electron
ow from semiconductor to metal is reduced to q(Vbi   Vf) as the Fermi level aligns to
an energy equal to the applied voltage above the work function of the metal, increasing
the probability of electrons acquiring enough energy to cross the barrier into the metal.
Vbi V
I
leakage
current
breakdown
Figure 3.11: Current-Voltage characteristics for a rectifying contact. The transfer char-
acteristics are highly non-linear, and incorporate thermionic emission under
forward bias, whilst eld emission dominates under reverse bias.
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In reverse bias (Figure 3.10(c)), the Fermi level aligns below the metal's work function,
increasing the eective barrier magnitude and width, and reducing the probability of
electrons transiting into the metal from the semiconductor. Under reverse-bias condi-
tions, the barrier magnitude impeding metal-electron current ow is qb, the barrier due
to the surface state density. If the barrier magnitude is small, then carriers are likely to
cross by thermionic emission. In the case of a large barrier height, as for In0:52Al0:48As,
as previously discussed, few electrons will transit, resulting in minimal current ow: a
rectifying contact. As the bias voltage made increasingly negative, an increased number
of electrons transit by eld emission, leading to a relatively small leakage current ow.
Figure 3.11 shows the I-V characteristics of a rectifying contact, where diode-like non-
linear behaviour is exhibited. Under forward bias, thermionic emission leads to large
currents at applied voltages greater than the built-in voltage, Vbi. Under a small reverse
bias, eld emission leads to small leakage currents, whilst under a very large bias, eld
emission dominates and a large current ows, referred to as breakdown.
In the case of the HEMT, the gate contact is rectifying in nature, and is deposited directly
onto the In0:52Al0:48As barrier layer. As increasingly negative gate voltages pinch o
the channel, (Section 3.4.1) one expects the gate leakage, resulting from eld emission
through the pinned Schottky barrier, to increase as the channel is pinched o. Conversely,
a positive bias should reduce the eective barrier height, increasing channel population,
but at the risk of establishing a current from gate to source by thermionic emission.
3.5.4 Ohmic contacts
Ohmic contacts, in contrast, exhibit highly linear transfer characteristics, leading to their
obedience of Ohm's law. Since thermionic emission results in such highly asymmetric and
non-linear transfer characteristics, ohmic contacts must rely entirely on eld emission for
carrier transport across the Schottky barrier.
As described in Section 3.5.2, the probability of eld emission is greatly increased by
the reduction of both the magnitude and width of the barrier. Since the width of the
barrier is decreased as doping is increased, and the barrier magnitude is dependent on
bandgap and surface state density for a Fermi-pinned semiconductor, the control of these
parameters is key in creating ohmic contacts.
In the InGaAs/InAlAs system, ohmic contacts are generally dened using highly doped
In0:53Ga0:47As as a cap layer in order to form low-resistance contacts. The high level
27The High Electron Mobility Transistor Semiconductor interfaces and surfaces.
of doping reduces the width of the barrier, whilst the use of a cap layer reduces the
magnitude of the barrier, due to the narrow bandgap of In0:53Ga0:47As and the pinning
of its Schottky barrier at around 0.3 eV below the conduction band edge. The extreme
to this approach lies in the use of InAs as a cap layer, since its surface is pinned in the
conduction band, eradicating the barrier entirely [57].
Whilst low-resistance contacts have been achieved in HEMTs using these approaches
[58, 59], most low-resistance contacts are formed by annealing to produce an alloyed
contact, which act to reduce the energy barrier by producing very highly-doped regions
formed during the annealing process. Commonly, gold/germanium metallisations are
used, with gold as the base layer, where the germanium diuses into the semiconductor,
locally doping it and reducing the barrier energy [60]. Recipes involving nickel have
also become popular [61], with the nickel forming a barrier layer which contains the
alloyed mixture, reducing out-diusion, lowering the required annealing temperatures
[62]. In general terms, alloyed ohmic contacts become unstable with high temperatures
[63], though the upper annealing temperatures for these recipes are usually close to those
used during the epitaxial growth of the material to which the contact is made.
Despite the maturity of low-resistance contact formation on III-Vs, there is a constant
drive for the continued reduction of contact resistances, which become increasingly sig-
nicant as devices are scaled [4].
3.6 Device operation
With an understanding of the theory behind electron transport in semiconductors, chan-
nel formation and modulation and transport across barriers, it is now possible to apply
this knowledge to HEMT operation. Electron density and basic electron ow in the chan-
nel have been discussed, but this must yet be applied to appreciate ensemble current ow
under varying bias conditions.
We rst consider the modulation of the channel electron population, introduced in Section
3.4.1, by a Schottky gate.
As discussed in Section 3.5.3, the gate controls the energy band geometry. It therefore
also controls the 2DEG density in the channel. At zero gate bias, the channel is populated
with a high-density 2DEG resulting from the channel doping. On the application of a
negative gate voltage, the surface Schottky barrier is increased, bending the conduction
28The High Electron Mobility Transistor Device operation
band and decreasing the 2DEG density. A positive gate bias will reduce the barrier and
so increase channel population.
For some given threshold voltage, Vth, the channel becomes completely depleted, and
current ow between source and drain is impossible. In this condition, the channel is
said to be \pinched o", and the transistor's resistance is extremely high.
The rst simple model for charge control in the channel by a Schottky gate contact was
developed by Delagebeaudeuf and Linh [64], and described the capacitive coupling of the
gate to the channel by approximating the potential well as triangular to allow analytical
solutions of the sub-band energies. They assumed that for 0  ns  nso (where ns is
2DEG sheet electron density and nso is its known maximum density):
qns =

d
(Vgs   Vth) = Cs(Vgs   Vth) (3.22)
Where Cs is the 2DEG capacitance per unit area and Vgs is applied gate voltage.
The threshold voltage is then dened as the gate voltage at which ns linearly approaches
zero [65] :
Vth = b  
qNd
2
d2
n   Ec   Ef (3.23)
Where b is the Schottky barrier potential, dn the thickness of the doped layer, Ec the
conduction band oset in the junction, Ef the oset of the Fermi level to the bottom of
the narrow-band conduction band at the interface and other symbols have their former
meanings.
This linear model is well-behaved at very low-temperatures, but fails under real operating
conditions. In reality, charge control is non-linear, caused by the simultaneous modulation
of donors as well as electrons, aecting the electrostatics and rendering the 2DEG capac-
itance variable. As a consequence, modern models the likes of [46] use a self-consistent
approach which model all charge precisely by a full solution of the Poisson-Schr odinger
equations.
We now consider the intrinsic HEMT as shown in Figure 3.12, where x species the
position in the channel from the start of the intrinsic gate control region on the source
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side. Areas outwith the intrinsic region are known as access regions, and in addition to
the intrinsic region, make up the complete, extrinsic device.
intrinsic
region
access regions access regions
Gate
Source Drain
x L 0
Rs Rd
Figure 3.12: Overview of HEMT intrinsic and access regions of the channel. The three
areas are treated as separate resistances.
3.6.1 Long-channel electron transport
We consider the long-channel case rst, where the electron velocity varies linearly with
constant mobility until saturation, as rst interpreted by Delagebeaudeuf and Linh [64].
The channel 2DEG is controlled by the application of an electric eld, induced by the ap-
plied gate voltage. As a bias voltage is applied between source and drain, the electric eld
in the channel will vary, dependent on the position in the channel, with a corresponding
change in the eective gate voltage which acts upon the 2DEG [64].
The eective gate voltage is then:
Veff(x) = Vgs   Vc(x) (3.24)
Substituting Equation 3.24 into Equation 3.22 for the 2DEG electron density, we obtain
qns(x) =

d
(Vgs   Vc(x)   Vth) (3.25)
And the intrinsic ensemble current, Iint at point x in the channel is therefore:
Iint(x) = qns(x)Wv(x) =

d
(Vgs   Vc(x)   Vth)Wv(x) (3.26)
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Where W is the channel width, as previously described in Figure 3.1. The current in the
channel is therefore strongly dependent on the device dimensions, the 2DEG capacitance,
bias conditions and crucially the electron velocity.
Low-eld condition : drift and mobility
Under low-eld conditions, as described in Section 3.3.2, electron velocity varies linearly
with electric eld, according to Equation 3.9. Consequently, we acquire
Iint(x) =

d
(Vgs   Vc(x)   Vth)W(x) (3.27)
Under low-eld conditions, therefore, current should increase with applied electric eld,
implying increases in current for increased applied bias voltages. Electric eld,  = dVc
dx ,
and we approximate the intrinsic region to the gate length, which yields:
Iint(x) = W

d
(Vgs   Vc(x)   Vth)
Vc(Lg)   Vc(0)
Lg
(3.28)
Consequently, one expects increased currents in the mobility-controlled regime as the
gate length is reduced, with the proviso that electrostatic integrity is maintained such
that channel voltages remain independent of gate length.
In considering only the intrinsic region, we have neglected the access or \parasitic" regions
of the channel on the source and drain sides of the gate, shown in Figure 3.12, which also
play a key role in the denition of channel current. Applying Kircho's Voltage Law:
Vc(0) = RsIint (3.29)
Vc(L) = Vd   RdIint (3.30)
Substituting Equations 3.29 and 3.30 into 3.28, we acquire:
Iint = W

dLg
(Vgs   Vc(x)   Vth)(Vd   RdIint   RsIint) (3.31)
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Rearranging:
Vd
Iint
= Rs + Rd +
Lgd
W(Vgs   Vc(x)   Vth)
(3.32)
Consequently, the channel resistance is dened by the only parameter not determined by
geometry or materials; the gate voltage.
Velocity saturation
Under velocity saturation conditions, v = vs, and the denition in Equation 3.32 no
longer holds.
By integrating Equation 3.27 with respect to x for the channel voltage, and assuming
the velocity to be unsaturated on the source side of the gate, but saturated on the drain
side, Delagebeaudeuf and Linh nd, substituting Equation 3.29, the channel current to
be:
Isat =
Wvs
d
q
2
cL2
g + (Vgs   Vth   RsIsat)2   cLg

(3.33)
Where Isat is the ensemble saturation channel current, independent of channel position.
The channel current is dominated by saturated electron velocity and device geometry,
but also has a strong dependence on the critical electric eld for velocity saturation, c,
and, crucially, the gate length.
Assuming a short gate length device, Equation 3.33 reduces to:
Isat =
Wvs
d
((Vgs   Vth   RsIsat)   cLg) (3.34)
The saturation current is therefore linearly dependent on the gate length. It is therefore
expected that as gate length decreases, the saturation current will increase, assuming no
major changes in the saturation electric eld or threshold voltage.
It is worth noting the importance of the source resistance in this expression, since it
denes the voltage drop across the intrinsic region, with a direct impact on electric eld,
and hence the resultant channel current.
32The High Electron Mobility Transistor Device operation
3.6.2 Gate voltage modulation and I-V characteristics
The model considered thus far explains the linear and saturation characteristics of HEMT
Ids=(Vds;Vgs) characteristics. The resulting velocity-saturated current is then modulated
by the application of the gate voltage, as described in Section 3.4.1, resulting in Ids=Vds
characteristics stacked vertically by the gate voltage. Figure 3.13 shows the idealised
characteristics. It should be noted that the eects of output conductance, detailed in
Section 3.6.2, are also included.
Ids Saturation Breakdown Low ￿eld
Vds
Vgs
Increasingly
negative
Figure 3.13: Idealised HEMT I-V characteristics, showing linear (low-eld), saturation and
breakdown regions.
The eciency with which the application of the gate voltage modulates the channel is
a gure of merit of great importance, since it has an eect on the ultimate frequency
performance of the device. The most eective measure is transconductance.
Transconductance, gm
Transconductance is dened as the rate of change of drain current with applied gate
voltage:
gm =
Ids
Vgs
(3.35)
Using the same analytical long-channel linear charge control approximation as previously
and dierentiating Equation 3.33, we nd the intrinsic transconductance to be [65]:
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gm0 =
Ids
Vgs
=
Wvs
d
Vgs   Vth   Vc(0)
p
(Vgs   Vth   Vc(0)) + (cLg)2 (3.36)
= WCsvs
Vgs   Vth   Vc(0)
p
(Vgs   Vth   Vc(0)) + (cLg)2 (3.37)
Consequently, the 2DEG-gate capacitance, Cs, dened by the gate-channel separation,
directly impacts on transconductance, whilst the key extrinsic component is, again, the
source resistance, since it will dene Vc(0) in the intrinsic expression.
For completeness, considering the short gate length simplication of Equation 3.34,
Isat =
Wvs
d
1 + RsWvs
d
(Vgs   Vth   cLg) (3.38)
=
WCsvs
1 + RsWCsvs
(Vgs   Vth   cLg) (3.39)
) gm =
WCsvs
1 + RsWCsvs
(3.40)
As for the long-channel case, therefore, in short gate length devices, electron velocity,
gate-channel separation and source resistance critically dene transconductance.
Considering a more intrinsically useful concept for charge modulation, however, the mod-
ulation eciency,  is useful [65]. In a real capped structure, whilst the bulk of the charge
is due to the 2DEG population, there are also electrons bound to donors, nbound and free
electrons outwith the channel, nfree, and therefore moving at comparatively low ve-
locities. We continue to assume the long-channel saturation model. The modulation
eciency species the eciency of modulation of the channel charge with respect to the
corresponding change in drain current.
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Ids
Qtot
=
(qvsatns)
(q(ns + nbound + nfree))
(3.41)
= vsat
ns
Vgs
(ns+nbound+nfree)
Vgs
(3.42)
= vsat (3.43)
The modulation eciency, , is therefore dened as the ratio of the rates of change with
respect to gate voltage of 2DEG charge to that of total charge [65].
 =
ns
Vgs
(ns+nbound+nfree)
Vgs
=
Cs
Ctotal
(3.44)
If  = 1, the HEMT is operating at 100% modulation eciency, where only the 2DEG
charge is modulated by the gate.
According to the linear charge control model,
qns = Cs(Vgs   Vc(0)   Vth) (3.45)
Substituting Equation 3.45 into Equation 3.36 renders the transconductance as:
gm0 = Csvsat
qns
Cs q
qns
Cs + (cLg)2
= Csvsat
1
r
1 +

nc
ns
2
(3.46)
= vsat
qns q
qns
Cs + (cLg)2
(3.47)
Where nc =
cCsLg
q , and is approximate to the change in 2DEG density across the gate
at saturation. As a consequence, Equation 3.46 shows the intrinsic transconductance
can be understood as directly dependent on the modulation eciency in addition to the
2DEG capacitance and electron density, whilst Equation 3.47 more clearly reects that
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the reduction of the gate length and reduction of the gate-channel separation will increase
transconductance.
As a result, the intrinsic transconductance can be improved by increasing the gate's
capacitive coupling to the 2DEG, a scaling issue discussed in Section 3.8, by improving
the 2DEG density, a materials issue largely dened by the compositional fraction of the
channel, the quantum connement and doping, and by increasing carrier velocity.
In more general terms, increased transconductance leads to a greater separation of the
Ids=Vds traces for various xed gate voltages and saturation current at zero gate bias.
Output Conductance, gds
In practice, and as reected in Figure 3.13, the current in the saturation region is not
constant with drain-source voltage. Under high drain bias, electric elds increase partic-
ularly aggressively at the drain end of the gate. The eect is to reorient the electric eld
distribution with increased curvature towards the buer, as schematically presented in
Figure 3.14.
Gate
Depletion region
Electric field
distribution
Drain
Barrier
Channel
Buffer
(a) Low eld.
Gate
Barrier
Channel
Buffer
Electric field
distribution
Drain
Depletion region
(b) High eld.
Figure 3.14: General illustration of electric eld distribution around the gate, extending
towards the buer with increasing curvature as drain bias is increased.
As a consequence, real space transfer of hot electrons into the buer may occur. This
results in increased conduction band state occupancy into the buer, despite the con-
duction band oset present at the heterointerface; particularly probable at the drain end
of the gate. Conduction can then also occur through the buer, though transport is
saturated in the channel. This leads to an eective spreading of the channel, leading
to a buer current which increases with electric eld and adds to the saturated channel
current [66].
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The eect is described by the output conductance, gds, dened as:
gds =
Ids
Vds
(3.48)
The output conductance therefore denes the gradient of the Ids=Vds curve, and is the
inverse of the eective output resistance of the transistor.
Breakdown
In the breakdown regime, the output conductance, usually constant, rapidly increases,
and drain current increases rapidly. Breakdown can occur in both the pinched-o and
open channel conditions, and is thought to occur as a consequence of both thermionic
emission and impact ionisation phenomena, though one eect will dominate in each case.
O-state breakdown is thought to occur mainly due to thermionic emission directly
from the gate as a result of rapid electron heating under low-to-medium drain bias,
where electrons penetrate the barrier at the drain end of the gate and ow through the
In0:52Al0:48As barrier or channel layer to the drain contact. Under higher bias, the break-
down phenomenon is thought to be two-step [67], and thermionic emission processes may
occur with increased electron temperature. Hot electrons are injected into the channel,
where they participate in impact ionisation interactions, gradually relaxing energy and
causing an avalanche process [68]. Electrons ow towards the drain, holes to the gate or
source, and recombine.
In the on-state, the same processes are at work, but impact ionisation always dominates,
and likely occurs in the channel [69{71].
InGaAs/InAlAs HEMTs are particularly susceptible to breakdown in both conditions as
a consequence of the comparatively narrow bandgap of the channel, barrier and buer
materials, which increases the probability of impact ionisation, and the smaller Schottky
barrier at the gate. Various techniques have been investigated to minimise these eects,
such as composite channel devices which rely on real space transfer of electrons into a
wider-bandgap material to reduce impact ionisation eects, or modulating the channel
thickness to control quantum connement [67, 72]. Some groups have also worked on
surface-depleted caps and recessing geometry to more intricately control electric eld
[73].
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Breakdown limits the potential maximum voltage of the transistor, restricting its attain-
able controlled output currents and hence application.
The Kink Eect
The kink eect in HEMTs is an undesirable non-linearity which introduces a spurious
increase in drain current with its onset at given gate and drain bias conditions. The
increase is undesirable due to its unpredictability and additionally induces reduced gain
and increased noise at high frequencies [74].
The physical basis for the kink has been the subject of some debate. The current under-
standing [75] involves the phenomena of trapping, including that due to surface states,
and impact ionisation eects similar to those at work during breakdown; in eect, the
kink is related to the variable charging of surface states and other interface and buer
traps.
The kink is therefore temporally-dependent. Neglecting impact ionisation, channel charge
is imaged with an opposing polarity by charged surface states, interface charges and
dopant ions. With the onset of impact ionisation, itself a eld-dependent eect, holes
are generated by the interactions of high-energy electrons at the drain end of the gate.
These holes are attracted to the source, accumulating around the source in the channel,
resulting in a steady-state channel hole distribution which modies the potential prole
in the vicinity of surface states, increasing electron density and reducing source resistance
[76].
To satisfy the surface Fermi pinning (Section 3.5.1), the hole quasi-Fermi level bends,
resulting in hole current ow to the surface and into the buer. The charge at these
locations therefore changes, and must be balanced by a corresponding change in the
channel electron population, raising the channel potential and resulting in a kink voltage.
The kink eect is therefore most pronounced for wide recesses, where there is a greater
total number of surface states to pin the Fermi level; as indeed experimentally evidenced
[77, 78]. Many devices now use indium phosphide as a cap to the barrier, which is etched
as part of the gate process, in order to reduce the eect of Fermi level pinning of the
barrier [12, 79].
It has, however, also been noted that control of eld distribution and doping levels also
signicantly aect the inuence of these mechanisms on the presence of the kink.
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3.7 Device elements and the small-signal equivalent circuit
The discussion until now has focussed on the theoretical operation and performance of
the HEMT in terms of electron transport dynamics in the immediate intrinsic device
region - the region of the device below the gate where the gate modulates the channel. In
real devices, however, performance is driven by both the intrinsic device and the access
regions surrounding it; additional sections of the channel and cap and contact pads, and
the secondary eects of their relative geometries. In reality, therefore, these \extrinsic"
regions degrade the performance of the intrinsic device by the introduction of additional
resistive or reactive eects. At d.c., but particularly at high frequencies, these additional
components play a signicant role in dening performance.
High frequency transistor operation is frequently understood in terms of equivalent circuit
models, which allow the operation of the device to be characterised in terms of lumped
circuit elements. An equivalent circuit allows the behaviour of the device to be modelled,
and the inuence of the various circuit elements to be understood. Additionally, a crucial
role of the circuit model is the extraction of the intrinsic device characteristics from those
of the extrinsic device, allowing feedback on process parameters to be optimised or device
elements which particularly dominate performance. Each of the circuit elements has a
physical basis in the device composition, and the circuit is comprised of standard active
and passive circuit components.
Drain
Source
Gate
Ri
Cgs
Cgd
Rds Cds gm0.Vgs
Vgs
Figure 3.15: Equivalent circuit of the intrinsic device region, showing voltage controlled
current source, gate capacitances, intrinsic channel resistance and the com-
bined output impedance. After Ladbrooke [80] & Wolf [81].
The intrinsic device model is centred around a voltage-controlled current source in parallel
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with a resistance, where the current source represents the modulated source-drain current
owing in the channel and the resistor represents the eective output resistance, the
inverse of the output conductance. This combination models the modulation of the
channel current by the gate. The current generated by the source is dened as the product
of the intrinsic transconductance, gm0, mentioned in Section 3.6, and the voltage across
part of the gate capacitance, also in parallel.
The two capacitances which comprise the remains of the intrinsic model represent the
capacitive coupling of the gate to the channel. Since there is signicant electrostatic
contrast between the source and drain sections of the channel at either side of the gate,
splitting the gate capacitance into two allows more representative modelling. The precise
variations will depend on the exact depletion region geometries. The resistance of the
intrinsic section of the channel is further modelled by a resistance in series with the
source-end gate capacitance, whilst a capacitance also arises between the source and
drain ends of the intrinsic region, as a consequence of their dierent electron densities.
As a consequence, the intrinsic device region is modelled by six elements, listed in Table
3.1 and detailed in the circuit diagrams of Figure 3.15 [80].
Circuit element Symbol Description
Current source Vgs:gm0 Models channel current modulation, transcon-
ductance. Controlled by voltage across gate ca-
pacitance.
Output resistance Rds Inverse of output conductance.
Source-end gate capacitance Cgs Controls current source, half of distributed gate
capacitance.
Drain-end gate capacitance Cgd Other half of distributed gate capacitance.
Intrisic channel resistance Ri Models the nite conductance of the channel.
Source-drain capacitance Cds Models transverse capacitance along channel
due to varying electron density.
Table 3.1: Intrinsic equivalent circuit components.
In addition, there will be a transconductance delay time associated with the current
source, which also has physical signicance. Electrons crossing the intrinsic region ideally
contribute directly to the drain current, but in the case where the gate voltage changes
and the potential dierence between gate and channel varies, the depletion width under
the gate will also vary, with the eect of these electrons also charging the gate capacitance
across the depletion region, giving rise to charging delays. The propagation time along
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the gate width will also play a factor. This is modelled as a \lag" of the current source
response to its input gate voltage [80].
In addition to the components which make up the intrinsic model, the extrinsic access
regions give rise to several further passive components, referred to as \parasitics" since
they parasitically degrade optimum device performance.
3.7.1 Parasitic elements and eects on performance
Contributions outwith the intrinsic region originate primarily from the contacts and
adjacent sections of the channel. Whilst the optimisation of the intrinsic region will have
a critical eect on transistor performance, if the parasitic components are neglected, the
performance will be signicantly impaired.
It is worth noting that each component of the model is a lumped circuit element, rep-
resenting the distributed transmission line eects present across the width of a device.
At RF frequencies, the gate and drain contacts in particular act as transmission lines
rather than as perfect conductors, and hence are described in the model by a lumped
element approach. The lumped element method thereby aims to approximate the phase
delays and attenuations of these transmission lines, which may not also be perfectly
impedance-matched to the measurement system, resulting in further loss.
Each of the contacts will predominantly add a parasitic resistance and inductance asso-
ciated with the distributed transmission line eects, dependent on the physical device
geometry, width and layout, as well as the physical geometry of each of the contacts. In
particular, as the metal stripes becomes narrower, their resistance greatly increases. As
a consequence, there will be an inductance and resistance in series at the contact points
of the intrinsic circuit. There will also be capacitances arising between all the contacts,
and a parasitic capacitance is therefore added from the gate and drain to the source,
and between gate and drain. These parasitics include the eect of the contacts near
the intrinsic region, from the larger pad regions and the feeds connecting the two. The
complete small signal equivalent circuit is shown in Figure 3.16.
Although the simplest device layout is the architecture shown in Figure 3.1, in reality,
multiple-nger layouts are generally used to optimise the performance at high frequencies,
and as a result, a completed device may not immediately resemble this simple structure.
By using multiple gate ngers, the eective high frequency gate resistance is considerably
reduced for a given gate width [80]. It is additionally worth noting that high frequency
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Figure 3.16: Complete extrinsic equivalent circuit, including the parasitic resistances, in-
ductances and capacitances arising from the contacts and additional channel
resistance.
gate resistance is approximately one third that at d.c. [81].
The source and drain resistances, in particular, however, are signicantly more complex.
The source and drain resistances must include more than just the eects from the trans-
mission line characteristics of the contacts, since the entire region from signal input to the
intrinsic region is included in the parasitic resistances. Additional resistances associated
with the ohmic contacts must therefore also be included.
Parasitic resistances
Each of the ohmic contacts has an associated resistance which will be dominated not by
the resistance of the metal contact, but by the lossy path of current ow to the intrinsic
region of the channel. This is eectively a resistive chain and is outlined in Figure 3.17.
A parasitic resistance is eectively comprised of the contact resistance, dened by the
quality of the ohmic contact at the Schottky barrier at the metal/semiconductor inter-
face, as previously described in Section 3.5.4, and two resistances arising from the sheet
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Figure 3.17: Parasitic resistances and their origins in contact and relative sheet resistances
of the cap and channel.
resistance of the cap and channel. Considering the path of current ow in this system, a
degree of parallel conduction will occur between the cap and channel, the ratio of which
will be dened by the relative resistances of the two, and by the linearity of the ohmic
contact resistance between the cap and channel at dierent depths.
The total parasitic resistance of the system will therefore be dened as:
Rp = R1 +
(R2 + R3)(R4 + R5)
R2 + R3 + R4 + R5
+ R6 (3.49)
The magnitude of resistances R3 and R4 are determined by the magnitude of the conduc-
tion band barriers formed between the cap, barrier and channel layers as a consequence
of Fermi level alignment of their heterostructures. These barriers impede electron ow
between layers and create eective resistance. Their magnitude, and hence the total mag-
nitude of the contact resistance, will be dependent on the design of the layer structure.
Most annealed ohmic contacts are very low resistance as a result of the annealing process,
which causes local doping and alloying of the semiconductor under the pad. The eect is
to greatly reduce the magnitudes of R1 and R4 in Figure 3.17. In regions outwith the area
of the contact, however, the resistance R3 is generally much larger. As a consequence,
most current is likely to ow R1 ! R4 ! R5 ! R6 as a result of this reduction, and this
path will most signicantly aect the total contact resistance. It is to be noted that this
generalisation is strongly dependent on the relative resistances of the cap and channel,
and therefore the relative magnitudes of (R2+R3) and (R4+R5).
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In the case of non-annealed contacts, however, there is no deliberate alloying of the ohmic
metal, and so R3 = R4. As a result, the path of current ow will be dened by the ratio
of R2 and R5, and conduction may be genuinely parallel in the entire parasitic region
under the pad to the end of the cap. The relative sheet resistances of the cap and channel
will therefore specify the contact resistance in addition to surface rectication eects.
The magnitude of conduction band barriers can be tailored by the variation of the com-
positional fraction of materials, or of doping levels in the respective layers.
It is also worth considering that the electron ow characteristics in the cap will aect,
to some extent, the resulting gate-source and gate-drain parasitic capacitances. If the
cap is heavily populated to the ends of the exposed cap region outwith the contact, the
result is similar to an eective extension of the pad. If this results in a decreased oset
between the ohmic region and the gate, parasitic gate capacitances, Cpgs and Cpgd, as in
Figure 3.16, will increase.
Performance eects
The parasitic components have myriad eects on performance, particularly at high fre-
quency, where the reactive contributions become increasingly signicant, as will be dis-
cussed in detail in Section 3.7.2. At d.c., however, the parasitic resistances play a key
role in dening the transfer characteristics of the device.
We consider a HEMT in a conventional common-source circuit application, as in Figure
3.18 [82].
It is clear that the eect of the additional parasitic resistances is to incur a voltage
drop from the applied source-drain bias. Considering the HEMT's output characteristics
in the linear regime (Figure 3.13), the larger the parasitic resistances, the greater the
voltage that must be applied to induce a given drain current. This will manifest as a
decrease in the gradient of the Ids-Vds curve in the linear region and hence decreased
output conductance.
The intrinsic transconductance was dened in Section 3.6.2, Equation 3.35 as:
gm0 =
Ids
Vgs
(3.50)
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Drain Source
Gate
Rs Rd
Vds =  IdRs  +  VDS  +  IdRd
Vgs =  VGS   +   IdRs
Id
Figure 3.18: HEMT in common-source conguration with parasitic source and drain re-
sistances.
Referring to Figure 3.18, we dene the drain-source voltage dropped across the intrinsic
region of the device as VDS and the gate-source voltage similarly as VGS (subscript
capitals), with the current Id owing through the drain-source resistive divider of the
device. Hence, dening intrinsic transconductance as gm0 =
Ids
VGS and expressing the
applied gate-source voltage in terms of the voltage drops, the extrinsic transconductance
can be derived:
Vgs = VGS + IdRs (3.51)
gm =
Ids
(VGS + IdRs)
(3.52)
=
Ids
VGS + IdRs
(3.53)
=
Ids
VGS
1 +
Id
VGSRs
(3.54)
=
gm0
1 + gm0Rs
(3.55)
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This is equivalent to the short gate length simplication of Equation 3.40, and hence
gm = WCsvs.
As a consequence, it is clear that the eect of the source resistance is critical to the drive
current modulation eciency and hence the resultant device performance. Large values
of Rs will cause the intrinsic and extrinsic transconductances to dier considerably, whilst
for a source resistance of zero, they should be identical. It is noteworthy that the drain
resistance plays a negligible role, though it will markedly aect the output conductance.
3.7.2 High frequency performance and gures of merit
As the frequency of operation increases into the microwave and millimetre-wave parts
of the spectrum, the wavelength of the signal becomes comparable to the dimensions
of the circuit and the device itself, leading to transmission-line characteristics of the
signal propagation. At such frequencies, the electromagnetic behaviour becomes increas-
ingly complex and dependent on small changes in impedance, signicantly altering the
magnitude and phase of the propagating signal.
At high frequencies, the circuit can be modelled as a transmission line by Maxwell's
equations, but this requires complete self-consistent electromagnetic analysis, precluding
the use of this method in real-time measurement of real devices. Two-port network
analysis considers the circuit under test as a \black box", whose input and output voltages
and currents can be measured at both ports.
Figure 3.19 shows the port conguration of a single HEMT in common-source congura-
tion. Port 1 refers to the input signal, that applied between gate and source, whilst Port
2 is the output, the drain-source current.
Zs
ZL Vs
2-Port Network
Port 1 Port 2
Figure 3.19: Two-port network interpretation of a single HEMT, showing the role of source
and load impedances, Zs and ZL. The transistor representation will include
the extrinsic device.
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Considering this conguration, there are several useful gures of merit which can be ex-
tracted using two-port analysis. In particular, as with any amplier system, as frequency
increases, gain tends to decrease, dened by the gain-bandwidth product. As the fre-
quency increases, a point will arise where the current gain falls to unity, and where the
power gain falls to unity. These are useful gures of merit from the perspective of circuit
design, and are referred to as the cuto frequency and maximum frequency of oscillation,
respectively.
Cuto frequency ft
At the cuto frequency, the short-circuit current gain falls to unity, and iin = iout. The
short-circuit gain is dened as the current gain assuming the output to be shorted, not
driving a load. The gain will consequently vary considerably from an optimally matched
system.
We consider Figure 3.15 with the output shorted and neglect the small intrinsic resistance,
resulting in the circuit of Figure 3.20.
Cgs
Cgd
gm0.Vgs
ig id
Figure 3.20: Simplied intrinsic HEMT equivalent circuit at short-circuit. The intrinsic
resistance, Ri is neglected due to its small relative magnitude.
Considering Figure 3.20, the input and output currents, ig and id, respectively are:
ig =
vgs 
1
j!(Cgs+Cgd)
 = j!(Cgs + Cgd)vgs (3.56)
id = gm0vgs (3.57)
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The short-circuit current gain is:
Ai =
id
ig
=
gm0vgs
j!(Cgs + Cgd)vgs
=
gm0
j!(Cgs + Cgd)
(3.58)
jAij =
gm0
2f(Cgs + Cgd)
(3.59)
Hence, for jAij = 1, the intrinsic cuto frequency is [83]:
ft =
gm0
2(Cgs + Cgd)
(3.60)
As a consequence, maximising transconductance and minimising the intrinsic capaci-
tances will yield an increased cuto frequency.
Extrinsic capacitances will add to the capacitance sum to the detriment of ft [84], whilst
the transconductance will be subject to reduction by the source resistance as discussed in
Section 3.7.1. Minimising these parasitics will additionally enhance the cuto frequency.
The extrinsic cuto frequency was hence more rigorously dened as [85]:
ftext =
gm0
2(Cgs + Cgd)

1 +
(Rs+Rd)
Rds

+ Cgdgm0(Rs + Rd)
(3.61)
To gain a better understanding of the role of the channel electron dynamics in dening
ft, we can also substitute Equation 3.44 into 3.60, such that [65]:
ft =
qvsat
qns
Vgs
2LgCtot
=
vsat
2Lg
 (3.62)
Hence, the eciency of the channel electron modulation, coupled to increasing of electron
velocity and decreasing gate length, are critical to maximising cuto frequency. Although
this, too, is a simplistic interpretation given non-linear electron transport eects inherent
to very short channels, as will be discussed in detail in Section 3.8.2, the general need
to increase electron velocity remains true. Coupled to a reduction in gate length, this
simplistically implies the relevance of electron transport time along the channel. To this
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end, the ft is frequently expressed by delay-time analysis as [86]:
ft =
1
2eff
(3.63)
Where e = transit + cc + p. The delays are channel transit time, channel charging
time and parasitic charging times respectively [87]. Minimising these times implies an
increase in cuto frequency. Comparing Equations 3.63 and 3.62, it is interesting to note
the role of the modulation eciency in dening the relative lengths of these times.
Maximum frequency of oscillation fmax
The maximum frequency of oscillation is related to the power gain of the device while
driving a matched load.
The equivalent circuit of Figure 3.15 is modied to model the gate-channel capacitance
as a single capacitor for simplicity, with Cgd eectively open circuit. The gate resistance
is also included from the extrinsic circuit due to its key eect on the input signal.
Cg
gm0.Vgs
ig id
Ri
Rg
Rds RL vin vo
io
Figure 3.21: HEMT equivalent circuit for driving a matched resistive load. The gate re-
sistance and output resistance are included due to their relevance.
The voltage gain of the circuit is [88]:
jAvj =
vo
vin
=
gm0Ro q
1 + !2C2
g(Rg + Ri)2
(3.64)
Where Ro is the output resistance of the equivalent circuit, the parallel combination of
Rds and RL.
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Since !2C2
g(Rg + Ri)2 >> 1, and substituting Equation 3.60,
jAvj =
gm0Ro
2fCg(Rg + Ri)
=
ftRo
f(Rg + Ri)
(3.65)
The maximum frequency of oscillation is dened at the matched load case, when the load
resistance equals the HEMT's output resistance, RL = Rds. Hence, Ro =
Rds
2 and the
load receives half the generated current, io =
id
2 .
Therefore,
jAvj =
ftRds
2f(Rg + Ri)
(3.66)
Referring to Figure 3.21, and substituting the denition for ft in Equation 3.60, current
gain is dened as:
jAij =
io
ig
=
gm0
4fCg
=
ft
2f
(3.67)
Hence,
Gp = jAijjAvj (3.68)
=

ft
f
2 Rds
4(Rg + Ri)
(3.69)
Setting Gp = 1 and rearranging,
fmax = ft
s
Rds
4(Rg + Ri)
=
ft
2
s
Rds
(Rg + Ri)
(3.70)
The maximum frequency of oscillation is hence maximised by increasing the cuto fre-
quency as previously described, increasing output resistance and minimising intrinsic and
gate resistances.
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fmax was more completely derived in [81] and [89] as:
fmax =
ft r
4gds
 
Ri + Rs + Rg

+
2Cgd
Cgs

Cgd
Cgs + gm(Ri + Rs)
 (3.71)
Although considerably more complex, and still an approximation, the meaning is clear:
the reduction of parasitic resistances is key, whilst the ratio of the intrinsic gate capaci-
tances is of particular importance. It is additionally worth noting that the gate resistance,
the only equivalent circuit element dened entirely by device processing, is critical to the
determination of fmax.
3.8 Scaling the HEMT
As already discussed in some detail, gate length plays a vital role in dening HEMT
performance. The discussion, however, has thus far focussed on the simple velocity satu-
ration model, considering only the time spent traversing the gate region, as in Equations
3.47 and 3.62. The reality is somewhat more complex, the transport non-linear, as will
be discussed in this section.
In addition, one-dimensional scaling of the gate length alone has been considered in depth
so far. The eects of scaling, however, in reality are intrinsically two-dimensional, and
will also be discussed.
3.8.1 Gate capacitances and resistance
One obvious eect of the reduction of gate length is the linearly correspondent reduction
in gate capacitances. Considering the gate and channel as a parallel-plate capacitor,
Cparallel =
WL
d
(3.72)
Where d denes the gate-channel separation,  is the dielectric constant of the mate-
rial between the gate and channel (though in reality this will be an InGaAs/InAlAs
heterostructure), W is width and L length of the gate stripe.
Consequently, the intrinsic gate capacitance will reduce with the gate length, L. As out-
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lined in Section 3.7.2, this results directly in increased cuto and maximum oscillation
frequencies. The gate capacitance, clearly, will be far more complex than this simple
scenario, due to the eects of fringing electric elds, dopant planes, non-uniform electron
densities in the channel and the presence of free carriers or trapped charges through-
out the layer structure. The general trend for intrinsic capacitance reduction, however,
remains valid.
Less desirably, gate resistance increases linearly with reducing gate length, as Equation
3.73 shows.
Rg =
W
A
(3.73)
Where  is the resistivity of the metal, W is gate width and A is cross-sectional gate
area.
As the gate length is reduced, the cross-sectional area reduces linearly. In addition,
since producing high aspect ratio metallic structures is problematic from a fabrication
technology point of view, described in more depth in the coming chapter, the height of
the metallised feature must decrease as the gate length is reduced.
If we therefore assume that the gate foot feature remains cross-sectionally square upon
scaling, reducing gate length by half will quadruple its resistance. Considering Equation
3.68, assuming Rg >> Ri and neglecting the transport enhancements due to reduced gate
length, the power gain in this case will drop by 75 % and fmax will halve (Equation 3.70).
As a consequence, it is crucial to eective device scaling to adopt an advanced gate scaling
strategy which does not result in correspondingly increasing gate resistance.
The most common solution is the use of the T-Gate, as shown in Figure 3.22, where the
short gate foot is topped by a large gate head, which in reality comprises the bulk of the
gate area. As a consequence, it is possible to retain a large cross-sectional area whilst
reducing the gate foot length. The gate area can then be controlled by the dimensions of
the upper section, such that it dominates the gate resistance. In this way, the electron
transport benets of gate length reduction can be gained without a corresponding sacrice
in gate resistance.
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W
Channel doping
(a) General HEMT schematic showing T-Gate placement. (b) 70 nm T-Gate in gate recess,
courtesy of D. Moran.
Figure 3.22: T-Gate layout outline and example SEM micrograph.
3.8.2 Non-equilibrium electron transport
Section 3.6 describes long-channel electron transport, where carrier velocity is governed
by low-eld mobility and velocity saturation eects. As the gate length is reduced,
however, non-linear eects become important due to the short timescales associated with
the transit of the intrinsic region.
As previously described in Equation 3.26, the drain current is generally dened as Ids =
Wqnv, where v is carrier velocity. The magnitude of the drain current is therefore
directly dependent on carrier velocity, whilst there is a direct correlation of high frequency
performance to electron velocity, as previously discussed.
The term \non-equilibrium" refers to the relative energy imbalance between free electrons
and the material in which they are moving. In equilibrium, electrons in a semiconductor
have energy equal to that of the surrounding crystal lattice. As electrons acquire more
energy as a result of high electric elds, they have greater energy than the thermal
energy of the lattice, so are often known as \hot" electrons, as discussed in Section 3.3.2.
Electron heating can result in various interesting transport phenomena apart from the
low-eld, mobility-limited velocity regime.
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Intervalley scattering and the relaxation of energy and momentum
As discussed in some depth in Section 3.3.2, III-V semiconductors feature multiple satel-
lite conduction valleys with varying associated eective mass and therefore mobility.
Consequently, reduced carrier saturation velocities result in the upper, high energy val-
leys. Hot electrons can acquire sucient energy to scatter into the upper valleys from
the central   valley, resulting in the general velocity-eld characteristics of Figure 3.3.
As the electric eld is increased, an increasing proportion of carriers transfer to the
upper valleys, adhere to their attenuated electron velocities and average electron velocities
decrease. Electron velocity therefore intrinsically varies non-linearly with applied electric
eld.
Between scattering events, both momentum and energy are subject to relaxation times
as mentioned in Equation 3.7; time is required for each to be lost, governed by the
exact scattering conditions of the semiconductor. In general, the two relaxation times
are very dissimilar, since the various scattering events can aect energy and momentum
dierently. Since a high-velocity carrier has a greater probability of scattering [26],
momentum relaxation times decrease with increasing eld.
Considering rstly the conditions of a single valley, the carrier dynamics become increas-
ingly complicated as these relaxation eects are considered.
Velocity overshoot
In a HEMT channel, electrons experience a sharply varying electric eld as they pass
from source to drain as a consequence of the interplay of applied gate and drain bias,
with particular peaks in electric eld magnitude at the drain end of the gate, since the
largest elds result between gate and drain, where there is the largest potential dierence
as shown in the Monte Carlo simulation of Figure 3.23(a). As a consequence, there is
a corresponding variation of relaxation times along the channel. As electrons pass from
one eld intensity to another, they acquire dierent saturation velocities.
In the transitional period during which the momentum relaxes, they continue to drift
under the inuence of the eld [31]. As a consequence, an electron moving from a low-
eld region to a high-eld region will decelerate from the low-eld saturation velocity, but
during the relaxation time will exceed the high-eld saturation velocity as a consequence
of its excess momentum, as illustrated in Figure 3.24. If the relaxation time is long,
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(a) Monte Carlo simulation of eld distribution in a
120 nm HEMT. After Kalna, et al. [90].
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Upper valley electrons scatter back into Г valley
with random momentum as energy relaxes.
Г valley electrons decelerate.
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(b) Velocity overshoot in multivalley semiconductors.
Figure 3.23: Varying electric elds in a HEMT channel and resultant velocity overshoot
eects.
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therefore, the momentum will take an appreciable time to relax, with a consequently
signicant distance travelled by the decelerating electron.
Therefore, though the velocity should saturate in high-eld regions, over short transi-
tionary distances, this saturation velocity can be exceeded, a phenomenon known as
velocity overshoot [26]. Velocity overshoot eects are possible in all semiconductors, but
are particularly signicant in III-V materials.
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Slow relaxation
Figure 3.24: Illustration of velocity overshoot with fast and slow relaxation. Adapted from
[26]. Long relaxation times equate to low scattering rates.
Multivalley semiconductors such as GaAs or InGaAs have even more complex overshoot
characteristics as a result of intervalley transfers as shown in the schematic of Figure
3.23(b).
On reaching a change in electric eld intensity, electrons continue to be accelerated
by the increased electric eld, and can overshoot the high-eld saturated velocity. On
acquisition of sucient energy, electrons can be scattered from the   to the L and X
valleys. Though they can maintain overshoot velocity in the higher valleys, scattering
rates in the upper valleys are very high and average velocity decreases more rapidly than
in the   valley. Moving back into a lower-eld region of the channel, electron energy
relaxes and these electrons can scatter back to the   valley with random momentum;
simultaneously, electrons in the   valley will also decelerate. The electron velocity will
therefore decrease on average, with random contributions from electrons transitioning
back into the   valley resulting in an average velocity which may dip below its saturation
value or even become negative as a result of scattered electrons with negative momentum
[26]. Successive valley transfers may also result in greatly increased momentum relaxation
times, leading to increased overshoot [91].
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As a consequence, over short time periods, hence short distances, velocity overshoot can
result in vastly increased electron velocities.
Carriers entering the intrinsic region should do so at a velocity independent of gate length,
but dependent on the electric eld resulting from voltages applied over a given source-
drain separation and recess geometry, and dependent on the material characteristics.
Hence, if the eective channel length is reduced on the order of the distances over which
velocity saturation occurs, electrons can transit the intrinsic device at the increased
overshoot velocities. Increasingly short gate length devices should hence benet from the
eects of velocity overshoot [92, 93].
It is also worth noting that materials with low   valley eective mass and large  , L and
X valley energy separations will incur lower intervalley transfer, with reduced contribu-
tions from electrons scattering back into the   valley and the highest peak velocities. As
a consequence, high-indium InGaAs is favoured as a channel material since the incorpo-
ration of indium both increases the valley separations and decreases the eective mass
relative to the properties of GaAs.
It is also interesting, as a sidenote, that as the indium content is increased, the probability
of impact ionisation increases due to the reduced bandgap, as discussed in Section 3.6.
Considering the increased separation between the valence band and the L or X valleys,
however, impact ionisation would be reduced for carriers in these high-energy valleys
[22]. As a consequence, an interesting situation might involve the velocity overshoot of
electrons and their subsequent scattering into the higher valleys whilst retaining overshoot
velocity over the intrinsic region. Though this velocity will decrease rapidly as momentum
relaxes, carrier energy will remain high for longer and the carriers should remain in the
upper valleys. If the gate length was suciently short that these carriers did not transit
back to the   valley and remained at an overshot high velocity, it would be possible to
reap the benets of high velocity carriers whilst minimising impact ionisation-induced
phenomena.
Ballistic transport
Velocity overshoot occurs over multiples of the momentum relaxation time, the time
between scattering events. The average distance travelled by an electron between such
events is known as the mean free path, and is closely related to the mobility as previously
noted. The scattering characteristics are summarised in Figure 3.25.
57The High Electron Mobility Transistor Scaling the HEMT
τtransit t/s 0
Saturation
Overshoot
Ballistic
-τinj
τtransit>>τnp
τtransit~τnp
τtransit<τnp
Source
Gate
Drain
Figure 3.25: Overview of non-equilibrium transport mechanisms, where transit is intrinsic
channel transport time, inj is source injection time and as previously, np is
momentum relaxation time. Where transit is much longer than np, velocity
will be saturated or mobility-dominated. If the two are comparable, velocity
overshoot may be important. If transit is less than np, transport may be
ballistic.
For high-indium InGaAs, 2DEG low-eld mobility can be exceedingly high at room tem-
perature, and increases as the temperature decreases. Consequently, the mean free path
can be relatively long, from microns at low temperature to tens or hundreds of nanometres
at room temperature [94, 95], dependent on the applied electric eld.
Over distances shorter than this mean free path, it may be possible for the average
electron to avoid scattering and cross the channel unimpeded. As a consequence, mobility
becomes meaningless since scattering never occurs, velocity should not saturate and
the transport is termed ballistic [94]. As a consequence, a truly ballistic device would
feature Ids   Vds characteristics in which current did not saturate beyond the linear
region. Instead, current would increase with variable conductance as the velocity varied
under the applied electric eld and electrons would travel with kinematically-dened
velocity, v:
v =
Z
q
me
t (3.74)
Where all symbols have their former meanings.
Ballistic electrons would reach an eventual thermal velocity limit imposed by electron
injection velocity [96]: the ballistic limit [97]. High indium concentrations act to increase
the injection velocity in III-V semiconductors, enhancing the ballistic limit [97, 98]. A
ballistic device might be expected to display Ids   Vds characteristics similar to those
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simulated in Figure 3.26.
B a l l i s t i c   l i mi t
Figure 3.26: Comparison of Ids   Vds=Vgs of a fully ballistic transistor from Monte Carlo
simulations, compared to a measured 30 nm HEMT. Modied from [99].
As a consequence, the ballistic saturation current would be determined by the ballistic
limit itself, vsballistic :
Isballistic = Wqnsvsballistic (3.75)
At practical operating temperatures, scattering can never be completely ignored as a con-
sequence of the thermal energy of the lattice under high electric elds, which inevitably
leads to polar mode phonon scattering [100, 101]. In particular, in multivalley semicon-
ductors, intervalley scattering plays a key role as electric eld is increased and carrier
energies exceed the valley separation [102]. The terms \near-ballistic" or \quasi-ballistic"
are often used to describe this type of electron transport.
It might consequently be expected that the dominant transport mechanism might vary
with electric eld, with high elds preventing ballistic operation along the device channel.
Since mobility is dependent on electric eld, the ballisticity of a device channel would
vary as the eld varies along the channel. As a result, a device which may be ballistic at
a medium electric eld might be velocity-saturated at higher elds.
Considering an intrinsic HEMT again, as the gate length is reduced, transport should
continue to be quasi-ballistic at increasing electric eld magnitudes as the gate length
becomes similar to the high-eld mean free path. As a consequence, reducing the gate
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length will increase the probability of quasi-ballistic transport across the complete device,
even considering the reduced mobility at high electric eld. Device ballisticity is hence
limited by the gate length relative to the mean free path associated with peak electric
elds in the device [103].
The transfer from diusive to ballistic transport has been observed in a HEMT 2DEG
at low elds [104] whilst other work has veried that the ballistic model is eective for
the modelling of an intrinsic HEMT [99]. The parasitic resistances are shown to be
the limiting factor in transport, as shown in Figure 3.26, reducing the source electron
injection velocity, further emphasising the need for the reduction of parasitic components
in addition to the dimensional reduction of the intrinsic device.
An interesting point to note is that whilst a ballistic electron would be immune to col-
lisions, for transport to remain ballistic, the electron must be accelerated to as high a
velocity as possible up to the ballistic limit in a time shorter than the momentum re-
laxation time, during the time inj shown in Figure 3.25. The electron acceleration is
governed by the application of a high electric eld, which consequently reduces the mean
free path. As a consequence, for a short-channel device operating ballistically, it is con-
ceivable that electrons may never reach the ballistic limit at all, but remain governed by
the electric eld, with the injection velocity achieved during inj limiting transport.
Less aggressively scaled devices might in fact achieve higher velocities than a ballistic
device in this scenario. During overshoot, though electrons are scattered, velocities can
greatly exceed the saturation velocity since the electrons have been accelerated by the
electric eld for signicant time.
As a result, it is conceivable that a ballistic scenario might yield lower average veloci-
ties than less aggressively scaled overshoot-dominated devices. Average channel transit
times may, however, remain shorter as a consequence of the short channel, resulting in
improved high-frequency performance despite a reduction in drive current resulting from
reduced electron velocity. The ideal target scenario therefore involves retaining fully bal-
listic transport with the thermal limitations of source injection minimised to maximise
the ballistic limit, whilst simultaneously ensuring that the carriers achieve maximum
acceleration over a sucient time.
In practice, real devices are likely to exhibit elements of ballistic and overshoot-dominated
transport dependent on the operating conditions, materials and scaling of the complete
device.
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3.8.3 Eective channel length
Whilst the intrinsic channel region is dominant in dening device performance, it is
crucial to note that the actual channel length is in practice somewhat dierent from the
dened gate length. The real channel length will be dened by the region under the
inuence of the electric elds induced by the gate.
Since the gate and channel approximate a parallel-plate capacitor, fringing electric elds
will extend beyond the physical gate length. The result is the extension of the region of
the channel under the inuence of the gate: the eective gate length of the device [105].
This is often known as the depletion length since it implies the region of the channel that
can be pinched o and depleted of carriers as described in Section 3.6.2. This extension
eect occurs for all gate lengths, but since the extension can be tens of nanometres,
dependent on geometry, it becomes increasingly apparent in short gate length devices
where the extension may form an appreciable percentage of the eective gate length.
Additionally, the extent to which fringing elds dene the depletion length is aected by
the aspect ratio of the channel. If the gate-channel separation is large, the fringing elds
will extend further, increasing eective gate length. The modulation eciency will also
drop as a consequence of the increased separation.
In the extreme case of extension, the depletion region becomes semi-circular and entirely
dominated by the fringing eld elements. As a consequence, regardless of the physical
gate length dened lithographically, the eective gate length will always remain longer
by a nite extension. The consequence of this, considering previous derivations, will be
to suppress drive current, transconductance and high frequency performance over that
expected for a lithographic gate length.
The physical situation is exacerbated when surface states are considered. In Section
3.5.1, the role of surface states in dening the pinned Fermi level in unpassivated semi-
conductors was discussed. The eect of surface states, however, is more complex than
dening the surface potential, as suggested by their probable role in dening the kink
eect, discussed in Section 3.6.2 and generally in Section 3.5. Surface states represent
traps and surface charges which can signicantly aect electrostatics and the ability to
control conduction in the vicinity of the pinned surface. Additionally, these states may
have varying corresponding activation energies and response times, with the consequence
that their behaviour may vary with bias conditions and operating frequency of a device
incorporating unpassivated surfaces.
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A normal HEMT layout features a gate formed in a recessed region where the highly-
doped cap layer has been etched away. As a consequence, the device barrier layer is
exposed on both sides of the gate and surface states are present adjacent to the gate on
both sides. These surface states lead to trapped charge in the regions adjacent to the
gate, which can be modulated by the gate's fringing elds and causes their extension.
The variable charge present at the surface then inuences the channel electron density,
increasing the eective gate length [106].
In recent analysis of potential short gate length HEMT performance, Akis, Ferry, et
al. [107, 108] dened eective gate length not as the depletion length itself, but the
length over which electron velocity is aected by the gate. By Monte Carlo simulation
of scaled devices of various gate lengths, the eective gate length was extrapolated for
a device of zero gate length, and found to be around 15-20 nm. This work therefore
suggests diminishing returns as the device is scaled nanometrically, since the minimum
achievable gate length may become much longer than the physical gate length. The role
of source-drain scaling into this regime is unclear.
It is also interesting to note that the eective gate length will be determined by the
two-dimensional scaling of the device and not entirely by the gate length itself, since the
regions under the inuence of the fringing elds may be aected by the channel depth
[108]. Vertical scaling of device architecture is the focus of the following section.
3.8.4 Vertical scaling
It is critical to note that the HEMT must be scaled vertically as the gate is scaled laterally,
since the aspect ratio of the gate length to gate-channel separation is of importance
in maintaining the channel electrostatics [103]. A given gate-channel separation may
therefore be known to be optimal for a device of a given gate length, yielding both
favourable electron dynamics in the channel and the capacity to control the electron
population. If the barrier layer is too thin, the pinned surface may have an overly
signicant impact on the channel population, whilst a thick barrier reduces the eect
of the Schottky barrier height variation by the application of a gate voltage. If the
gate length is reduced without corresponding epitaxial scaling, the eective electric eld
induced by the gate voltage acts on a reduced volume of the channel. As a consequence,
the channel population is modulated less eciently and transconductance decreases, to
the detriment of potential high-frequency performance.
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Proportional vertical scaling of the device architecture to include the thickness of the bar-
rier, spacer and channel is therefore important to maintain adequate channel population
control and compensate the eects of the reduced gate length. These eects can be seen
in the Monte Carlo simulations of [103], reproduced in Figure 3.27. As is clear, in the
fully scaled case, the gate has full control over the drain current for all gate lengths over
the bias range, whilst transconductance increases with decreasing gate length. In the
laterally-scaled case, transconductance drops o with decreasing gate length and drain
current is not easily modulated over the previously well-behaved bias range.
A rapid increase in the maximum average channel
velocity for the fully scaled PHEMTs can be observed in
Fig. 5 for gate lengths scaled from 120 to 70 nm at drain
and gate biases of 1.5 and 0.0 V respectively. The im-
provement in channel velocity saturates with the further
scaling of the devices to 50 and 30 nm as indicated by the
inset of Fig. 5. The continued device improvement de-
spite this velocity saturation results solely from the re-
duction of the channel length and the decrease in
source–drain separation.
When the device gate length reaches deep decanano
dimensions it becomes comparable to the inelastic mean-
free path of the carriers. Hence, electrons travelling
through the gate region have a high probability of
passing through this region ballistically (without su er-
ing any collisions). Therefore, the electron transport
in the channel beneath the gate has a highly non-
equilibrium character leading to a velocity overshoot.
Nevertheless, the inset of Fig. 5 shows that the velocity
overshoot saturates at smaller gate lengths. A sharp
drop in the velocity from its maximum can be observed
when electrons reach the extremely high ﬁeld recess re-
gion on the drain side [32] (the drain edge of the gate in
Fig. 5 is at 0.0, whilst the arrows are pointing to the
source edge). The velocity drop suggests that an electron
which travels ballistically su ers collisions in that region.
The drain current and transconductance of the fully
scaled devices are plotted in Fig. 6 as a function of the
gate voltage for intrinsic devices at a drain voltage of 1.5
V. The intrinsic transconductance increases steadily
during the scaling process, despite the onset of velocity
overshoot saturation in the non-equilibrium channel as
the gate length is shrunk below 70 nm. However that is
not the case for intrinsic devices scaled only in the lateral
dimensions. Fig. 7 illustrates the drain current and
transconductance in this case as a function of the gate
voltage again at VD   1:5 V. Although the drain cur-
rent increases when the channel length is reduced, the
transconductance starts to decline. This poor behaviour
of the laterally only scaled devices is associated with
increased drain induced barrier lowering. Therefore, an
improvement in PHEMT performance can be only
achieved if lateral device scaling is accompanied by a
Fig. 5. Average velocity along the InGaAs channel of the
scaled PHEMTs for a drain bias of 1.5 V and a gate bias of 0.0
V. The arrows indicate the beginning of a gate for 120, 90, 70,
50 and 30 nm lengths respectively when the gate end is placed at
0.0 lm. The inset shows the peak average velocity versus the
inverse gate length.
Fig. 6. Transconductance and drain current versus gate voltage
for intrinsic devices which are fully scaled at a ﬁxed drain
voltage of 1.5 V.
Fig. 7. Transconductance and drain current versus gate voltage
for intrinsic devices which are scaled only in the lateral di-
mensions at VD   1:5 V.
Table 2
Dimensions used in the scaling process as referred to in Fig. 3
Gate length (nm)
Dimension of (nm) 120 90 70 50 30
Recess (r) 50 38 29 21 13
Etchstop (e) 18 14 10 7 5
Spacer (s) 7 6 5 4 2
K. Kalna et al. / Solid-State Electronics 46 (2002) 631–638 635
(a) Fully scaled
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(b) Laterally scaled.
Figure 3.27: Monte Carlo simulation of eect of intrinsic device scaling on drain current
and transconductance. Devices are scaled from 120 nm device dimensions,
after [103].
This is a similar situation to the scaling laws that apply for MOSFET gate oxide, where
scaling laws act to maintain electrostatic integrity and device current-voltage character-
istics between technology generations. Failing to properly scale the epitaxy underlying
the gate results in a shift in threshold voltage as well as modulation ineciency, related
to the inuence of increased fringing elds from the gate to the channel [109]. As a
consequence, the gate-channel separation is generally kept several times smaller than the
gate length to maintain electrostatic integrity.
It must be noted that the scaling of the channel thickness is complex in HEMTs, though
it is similar to the situation in thin-body MOSFETs. As the channel is thinned, the
probability of interface scattering increases as a consequence of the roughness at the
boundaries of the channel to the spacer or buer. By thinning the channel, an electron
population of a given density conned within it is therefore more likely to occupy the
regions of the channel where the increased scattering has signicance. As a consequence,
thinning the channel reduces mobility in general. It must furthermore be noted that if
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channel transport is highly non-equilibrium in nature, reduced mobility may be irrelevant.
The route to an optimally-engineered device architecture for a given gate length is hence
increasingly unlikely to simply be a case of maintaining aspect ratio; rather it must
consider the complete characteristics of electron transport and population modulation in
the device.
It is further interesting that during the scaling process, electric elds under the gate are
likely to vary even if scaled according to a \constant electric eld" strategy, as a result
of the increasingly mesoscopic scale of the intrinsic device. As previously discussed,
variations in electric eld dominate the transport phenomena, determining overshoot
and ballisticity. As a consequence, the complete scaling process will have an eect on
channel transport.
3.8.5 Limits to scaling
As the transistor is vertically scaled, the eventual limit to scaling becomes tunnelling
through the barrier, which aects both gate leakage and the ability to correctly pinch o
the channel. Direct eld emission through the barrier is expected to be problematic as
the gate-channel distance is scaled to dimensions as small as a few nanometres [108].
Similarly, tunnelling may prove to limit the lateral scaling of FETs as well, as the deple-
tion region may become suciently small as to be directly tunnelled by channel electrons
by thermionic processes under large electric elds [110, 111]. This is expected to begin
to be problematic at gate lengths shorter than 10 nm, though this must be interplayed
with the eective gate length argument of Ferry, et al. cited previously [107].
At the ultimate scaling limit, traditional FET geometries will cease to be sucient as a
result of the loss of electrostatic control over the channel [110]. It is therefore expected
that n-gate or double-gate geometries [97, 112, 113] may take precedence in the medium
term, whilst an ultimate solution may be a wrap-gate nanowire geometry [114{116].
To date, little work [117] has been done on the high-frequency potential of nanowire
structures.
3.9 Summary
This chapter has explored the semiconductor physics behind the operation of the High
Electron Mobility Transistor and the device characteristics that result. The advantages
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and problems associated with HEMT technology have been detailed, and the require-
ments for the epitaxial and contact structures explored.
The transport mechanisms of electrons in short channel transistors have been outlined in
particular, outlining the benets of short channel devices and the advantages of increasing
the indium composition of the channel. The high-frequency performance of the device
has also been investigated and the small-signal RF equivalent circuit examined, as well
as the extraction of the key R.F. and d.c. gures of merit. The deteriorative eect
of parasitic resistances and capacitances on device performance has in particular been
highlighted. The chapter has concluded with a focus on the necessity for and problems
with two-dimensional device scaling and the limiting factors therein.
654. Fabrication techniques
4.1 Introduction
The global semiconductor industry has, over the years, driven the growth of myriad
essential technologies for the high-yield realisation of circuits which, increasingly, can
feature billions of individually complex devices, particularly for digital logic on silicon.
As the feature sizes decrease, the control and precision of these processes becomes critical.
As a consequence, developing processes for the realisation of nanometric devices requires
in-depth understanding of the techniques used for fabrication. This chapter aims to
outline each of the processes used in this work: epitaxial material growth, lithography,
deposition processes for metals and dielectrics and etch techniques, whilst ion implanta-
tion will be dealt with in Chapter 9. Traditional HEMT process ows are then outlined
to illustrate the use of these processes in device fabrication.
4.2 Epitaxial material growth
As discussed in Section 3.4 of the previous chapter, atomically precise control of the
device layers is required for successful device operation, particularly in the formation of
abrupt heterojunctions or introduction of delta-doping planes. It was the advent of these
processes, which arose in the latter three decades of the 20th century, that led to the
invention of the HEMT.
The starting substrate wafers are generally produced by liquid-encapsulated Czochralski
(LEC) growth methods, where the crystal is drawn from a melt surrounded by a layer
of liquid oxide, a method that yields single-crystal growth. The ingots are then sawed
and polished into wafers, ready for epitaxial growth. The purity and perfection of the
substrate is important, since defects generally propagate during growth [118].
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Epitaxy involves the transport of atoms from high purity sources to the substrate wafer,
where, under the correct temperature and pressure conditions, layered crystalline com-
pounds are grown in the proportions of the source elements. The two major contemporary
methods of epitaxy are metal-organic chemical vapour deposition (MOCVD) and molec-
ular beam epitaxy (MBE), though other methods exist. MOCVD makes use of multiple
gaseous sources and organic molecules to transport the atoms to the wafer surface, where
the gases react to form compounds with corresponding by-products. It is comparatively
low-cost and is frequently used commercially.
MBE provides high levels of interface precision and control over the growth conditions.
As a consequence, it is also now widespread and is the technique used for wafer growth
in this work.
4.2.1 Molecular beam epitaxy
An MBE reactor consists of multiple eusion cells, arranged around a rotating stage, on
which the substrate wafer is mounted, as shown in Figure 4.1.
E￿usion cells
Shutters
Rotating stage
Substrate wafer
Loadlock
Intermediate
degassing
chamber
Growth
chamber
Figure 4.1: Schematic of an MBE reactor.
The complete system is operated under ultra-high vacuum (UHV), typically on the order
of 10 8 mTorr, which minimises the incorporation of undesirable impurities into the epi-
taxial layers. An intermediate chamber may be used while loading samples to allow initial
degassing and decontamination. The high-purity solid elemental sources are placed in
thermally-isolated eusion cells, where they are heated to their sublimation temperatures
67Fabrication techniques Epitaxial material growth
of 400-700 C. The substrate wafer, too, is heated to several hundred degrees Celsius, de-
pending on the growth conditions. Under high vacuum, the vaporised elements have an
energetically favourable diusion route to the heated substrate, where they can be incor-
porated into a surface lm with a given binding rate. Each of the cells has a blanking
shutter, allowing the individual elemental ux to be controlled. The relative uxes of
each element are then controlled using the eusion temperatures. This approach allows
a very wide range of layer compositions to be grown with atomic accuracy [119] and it is
possible to grow highly-uniform single-crystal thin lms across a complete wafer.
Issues with MBE include its complexity, cost and throughput, mainly due to its UHV
requirement. The system is limited to a relatively small number of wafers per growth
session and is a relatively slow technique, requiring at least several minutes per session,
often with intrinsic delays to allow ramping and cooling of eusion cells dependent on
the required structures.
MBE reactors generally use a reection high-energy electron diraction (RHEED) system
to monitor the quality of the grown crystal and provide iterative feedback for a following
session. This technique operates by the interaction of a beam of electrons with the MBE-
grown surface, in order to determine the crystalline nature of the material. An electron
beam collides with the surface at a shallow glancing angle, whilst the semiconductor
lattice forms a diraction grating. The diraction pattern produced allows a determina-
tion of the crystalline quality, be it single-crystal, polycrystalline or amorphous, and the
presence of impurities. A perfect crystal forms a diraction pattern consisting entirely of
lines, separated by a distance proportional to atomic spacing. Rough surfaces have ad-
ditional interference eects, whilst amorphous material results in ring-shaped diraction
patterns. Modern MBE systems increasingly employ in situ RHEED to monitor growth
conditions, since the diraction pattern intensity varies during monolayer formation as
roughness increases, then drops on completion of a monolayer. The diraction grating
should therefore consist entirely of lines on completion of a layer, with additional patterns
varying in intensity during layer growth [120].
The MBE reactor used in this work is a Varian Gen III dual-chamber machine, which
also has an interlocking oxide growth chamber. The main chamber features gallium,
arsenic, aluminium and indium, with silicon and beryllium as dopant elements, whilst the
oxide growth chamber has cells containing polycrystalline Ga2O3 and In2O3, elemental
gadolinium and oxygen and nitrogen. As a result, a wide variety of III-V layers can be
grown along with useful oxides for III-V MOS applications.
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4.3 Lithography
Lithography is the process of patterning a surface using a masking layer, and is the
cornerstone of modern semiconductor fabrication.
The term \lithography" encompasses many techniques, including \soft lithography" such
as stamping or printing using soft pattern transfer stamps [121] or imprint methods [122].
In particular, the nanoimprint technique has received much recent attention [123, 124].
Most modern methods of lithography, however, employ a radiation-sensitive lm, usually
a polymer, referred to as resist, which is uniformly applied to the substrate by spin
coating or spraying. On radiation exposure, the chemical structure of the resist changes,
becoming either more or less soluble in a given developer solvent.
1. As-spun resist 2. Exposure 3. Development
Incident radiation causes chain scission
(a) Positive resist.
1. As-spun resist 2. Exposure 3. Development
Incident radiation induces crosslinking
(b) Negative resist.
Figure 4.2: Positive and negative resist development.
In so-called positive resists, irradiation causes depolymerisation by chain scission [125].
Scission event probability is proportional to irradiation time, so longer exposure times
break down the polymer lm further. During the development process, an appropriate
developer can then dissolve the depolymerised regions, resulting in their removal given
a sucient dissolution time. In positive resists, therefore, exposed regions become un-
masked.
In negative resists, the unexposed resist is soluble in a given developer. Exposure results
in radical cross-linking of the polymer chains, increasing their density and average chain
length. During development, these exposed regions are relatively insoluble and unaected
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by the dissolution process, whilst the unexposed regions are removed. Negative resists,
therefore, mask the substrate only in exposed regions. This can be extremely useful for
situations where large areas of material need to be removed since the exposure area is
reduced.
Figure 4.2 outlines the lithography process in cross-section for positive and negative
resists.
The achievable resolution of a lithographic system is therefore dened by several factors:
the source and type of incident radiation and the chemistry of the resist exposure process.
The radiation used must hence match the resist lm sensitivity, and denes both and the
equipment and techniques used during exposure.
4.3.1 Optical lithography
The two main demands on lithography in CMOS fabrication are for high throughput
to provide low unit processing costs, married to ever-decreasing minimum feature sizes.
As a result, optical lithography dominates most pattern denition in the semiconductor
industry, thanks to its low running costs and relative simplicity coupled to extremely high
throughput. Capital costs are usually astronomically high to achieve these goals with
high yield. Optical lithography relies on the incidence of UV light onto the resist-coated
substrate through a hard mask, generally dened by electron beam lithography, which,
as a core technology used in this work, will be described in detail in Section 4.3.2.
Basic photolithography uses a mask held in contact with the sample to be processed using
a vacuum, with UV light focussed through a lens to ensure coherence and uniformity
of exposure. This system, known as contact photolithography, ensures optimal pattern
transfer from the mask, but as a result of the physical contact, carries a great risk of mask
damage and sample contamination. As a result, the mask is generally elevated above the
substrate, which, though it removes any potential for damage or contamination, degrades
the achievable resolution as a result of diraction around mask features. The minimum
achievable resolution, l, is dened by the product of the wavelength of the light, , and
mask separation, s:
l =
p
s (4.1)
As a consequence of the resist thickness, combined with a wavelength of 193nm (com-
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monly produced by an ArF excimer laser and known as deep ultra-violet (DUV)), contact
lithography could theoretically achieve a resolution of around 300 nm from 500 nm-thick
resist. In practice, however, most laboratory contact lithography systems have a mini-
mum feature size of around 1 m as a result of increased mask osets and their use of
cheaper 365 nm light sources.
Industrially, the feature sizes have been substantially improved over this, as a consequence
of the use of a reduction lens between the mask and sample, known as optical projection
lithography, now common in modern optical steppers [126].
The resolution for a projection system is then given by [127]:
l =
k
NA
(4.2)
Where k is a resist-related ideality factor, and NA is the lens numerical aperture, which
species the refractive properties including aberrations. NA is a number between zero
and one and is in eect a measure of the angular extent of the lens. The use of modern
high-NA lenses and low-k resist systems has resulted in optical stepper systems which
are capable of resolutions as small as 30 nm [128]. Using multiple exposures [127] and
phase-shifting techniques [129], as well as lateral resist etchback [130] or deposition-
driven processes [131, 132], the silicon industry has continued to use optical lithography
as feature sizes have shrunk to well below the apparent physical limitations of the light
source used; a decision driven by both cost and throughput. Future lithographic eorts in
the silicon industry look set to continue this route, the current best options for extending
optical lithography being the use of short-wavelength extreme UV (EUV) sources [133{
135] and immersion techniques [136, 137], where the air gap is replaced by a liquid of
high refractive index, extending the resolution by the same factor. Though these methods
promise increased resolution, the challenges for both are immense. In particular, since air
signicantly absorbs light at shorter wavelengths, EUV use requires vacuum conditions,
and is hence extremely expensive. The combination of these technologies is, however,
expected to meet the immediate requirements of the 32 nm ITRS logic generation and
below [138, 139].
Optical lithography, however, in addition to its wavelength-limited resolution, has a
number of other drawbacks. A modern optical stepper system is immensely expensive,
partly due to the virtual perfection of the required optics, and also as a result of their
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shallow depth of eld, which decreases with increasing NA [126]. As a consequence,
mechanical and thermal stability and guaranteed process repeatability are of paramount
importance. As a result of these factors in addition to associated new materials and
techniques, a new ITRS process iteration requires fabrication facilities whose capital
costs are in the region of billions of dollars; exclusive to a handful of companies globally.
4.3.2 Electron beam lithography
Electron beam lithography, often referred to as \e-beam" or EBL, uses a focussed beam
of electrons to write patterns directly onto the resist, with no need for a mask as in
optical lithography. Instead, the patterns to be written are generated in software and
transferred directly to a computer-controlled exposure system which controls the highly-
conned electron beam to produce the pattern.
The primary advantage of using electron exposure is the removal of the resolution con-
straints inherent to the diraction of light. Diraction in particle beams is a consequence
of their wave nature, limited by the de Broglie wavelength of an electron beam, which at
100 kV accelerating voltage is around 4 pm: smaller than the atomic spacing of any sub-
strate material [140, 141]. As a consequence, electron beam lithography systems are not
generally limited by diraction; instead the minimum achievable pattern dimensions are
driven by the spot size achievable by the electron optics and the interactions of incident
electrons with the resist and substrate during the patterning process.
Column layout
Figure 4.3 shows the layout of a typical electron beam lithography system with a ther-
mal eld emitter (TFE). Electrons are emitted using the TFE process outlined in Section
3.5.2, using a zirconium oxide-coated tungsten cathode, which is heated and biased to
emit electrons omnidirectionally. The column high-voltage (HT) source can usually bias
the cathode up to accelerating voltages of several hundred kV. Higher accelerating volt-
ages provide better emission collimation, giving smaller spots at the expense of smaller
current densities, hence slower write times.
The suppressor electrode surrounds the emitter such that electrons are only emitted
from the cathode tip. A second electrode, the extractor, is used to create a large electric
eld between it and the cathode, allowing thermionic eld emission from the source and
electron acceleration towards the extractor. An additional focussing electrode further
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connes the electron beam before it reaches the anode.
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Figure 2.2: TFE column. 
2.1.  Beam production / gun 
The electron beam used to write the pattern is generated in an electron gun by a 
cathode emission process. This can be either thermionic or thermally assisted field 
emission source (TFE), depending upon the option purchased. Electrode structures are 
used to control the emission process and form the beam. The electrons are then 
accelerated to the operating beam energy by an electric field and pass through the 
anode of the electron gun assembly. 
The thermionic cathode used in the Vectorbeam is a directly heated LaB6 (Lanthanum 
Hexaboride) rod although it is possible to use a tungsten hairpin filament. Guns with a 
Figure 4.3: Schematic of an EBL system thermal eld electron emission column. After
Vistec Semiconductor Systems, Vectorbeam operator manual [142].
The electron beam is focussed using a series of magnetic and electrostatic lenses. The
gun alignment coils allow alignment of the electron beam to the central two-dimensional
axis allowing optimal spot formation and focussing by the lenses. Various apertures are
also located at points down the column, which act to constrain the beam divergence to
produce a given spot diameter, with a corresponding trade-o in current density.
The lenses themselves comprise the electrostatic lens at the source, marked C1 in Figure
4.3, whilst further magnetic lenses, C2, allow zooming of the spot diameter without
changing the beam current and focus. The nal magnetic lens, C3, acts to dene nal
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beam focus for a given working distance, and hence the quality of the nal lens strongly
inuences the spot geometry and focus.
The spot diameter on the substrate, d, is determined by [140] :
d = kC
1
4
s 
3
4 (4.3)
Where Cs is the spherical aberration of the nal lens,  is the electron wavelength and
k is an ideality constant that denes the coherence of the beam current to its diameter,
eectively determining the edge sharpness of the spot. Broers, et al. [140] have calculated
the minimum possible ideal spot size to be around 0.37 nm at 100 kV.
The nal lens assembly generally also includes the nal double-quadropole coils for the
correction of beam astigmatism that results from axial misalignments or optical aberra-
tions.
In practice, modern e-beam tools have minimum spot sizes in the region of 1-5 nm, as a
consequence of imperfect electron optics.
The beam, crucially, can be deected using the series of coils above the nal lens, whilst
a beam blanker allows the substrate to be masked from the beam after a desired period
of time. The deection coils allow the beam to be steered electromagnetically around a
xed area, allowing selective exposure within that region without any movement of the
substrate relative to the column.
The beam can only be deected by a xed maximum distance before the beam current
density and spot shape becomes non-uniform. The column features two beam deection
systems, the sub-eld deection coils which have short actuation times and smaller max-
imum deections, and eld deection coils, which, though slower, have a larger range.
As a result, a large-area pattern is written by splitting the pattern into many smaller
elds. A pattern is rst split into trapezoidal sub-shapes known as subelds, with areas
within the maximum range of the faster subeld deectors. A 6464 array of subelds
then comprises a eld, whose area is determined by the maximum deection of the eld
deection coils and the pattern generator resolution. The tool used in the department
has a maximum eld length of around 1.2 mm at a pattern resolution of 1.25 nm, de-
termined by the 20-bit addressing accuracy of the pattern generator, corresponding to a
subeld size of around 20 m. At smaller pattern resolutions, the areas of both eld and
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subeld are smaller [142].
The undeected beam is initially placed in the centre of a subeld specied by the pattern
generator. The subeld deection coils are used to control the spot position to uniformly
expose a complete subeld. The eld deection systems are used to deect the beam
to the next subeld, addressed by the pattern generator and the subeld deection coils
used to expose that subeld. This process is then repeated until the complete eld
is written. The use of slower eld deection systems in conjunction with fast subeld
deectors allows the bulk of the beam deections to be done using the faster systems,
with the slower systems required a maximum of only 4096 times per eld.
If the patterns to be written are larger than a single eld, several elds are stitched
together in the same way, but stage movements are required to reposition the beam in
the centre of a new eld. A precision translational stage must be used, usually driven
piezoelectrically and controlled using feedback of the stage position generally determined
using laser interferometers. The vertical oset between the lens and sample surface is
determined using laser reectometry. Since the stage movements rely on mechanical pre-
cision, errors in its position are generally much greater than those of the beam deection
coils. This is a key EBL performance metric, known as eld stitching accuracy.
It is critical to note that EBL systems have very small depth of eld, hence correct focus
is crucial. Since samples have varying thicknesses, the measurement of the oset to the
lens is important for correct focussing, which is then achieved using closed-loop feedback
control of the stage oset to the nal lens using the reectometer signal.
A Faraday cup is also positioned on the stage to allow a measurement of beam current
density.
Control of the exposure is achieved using beam blanking and relative movements of
both the spot and stage; the dose administered is set by the dwell time of the beam on
the substrate and its current density. An exposure control computer then controls the
beam deection, blanking, corrections and stage movements to realise a complete pattern
previously dened in software.
The beam formed by the EBL tool is either a simple spot of a given size or a pre-
determined shape realised by apertures. The former is known as a Gaussian beam system,
the latter a shaped beam system. Shaped beam systems are frequently used in industry,
whilst most research tools have Gaussian distributions. The Gaussian beam prole is
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determined by the electron optics, producing a non-ideal Gaussian energy distribution,
rather than the idealised delta function of a perfectly collimated beam. This eect,
together with the eect of the spot shape, can be compensated in the exposure process,
such that the spots overlap to yield uniform exposure. This process is described in the
following section, and is outlined in Figure 4.4.
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Figure 4.4: General outline of the pattern generation and exposure control of an EBL
system.
Pattern denition
Patterns to be written by EBL can be created by standard methods using CAD packages.
Since the lithography tool writes large patterns from conjoined small elds, however, the
large area structures must be split into shapes realisable by the pattern generator. To
achieve this, the fracture process breaks large shapes into trapezoidal subshapes which can
be realised within a subeld and potentially into larger elds for stitching. The general
process from design to lithography is outlined in Figure 4.4. After the CAD stage, usually
resulting in a GDS layout le, commercial fracturing tools such as the CATS package from
Synopsys are used to produce the fractured pattern les. The layout of these fractured
les can then be specied using a command le which instructs the control computer
to expose the fractured patterns at given positions relative to substrate corners at given
exposure doses. At Glasgow, these les are created using the Belle software created by
Stephen Thoms.
The EBL control computer then reads these command les once the substrates to be
written have been loaded by an operator. The pattern les are then read by the pattern
generator and exposure times calculated using the dose gures specied in the command
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le. The pattern generator then calculates beam positions and dwell times and instructs
eld and subeld deections and stage translations accordingly to realise the complete
pattern at the intended dose.
Using metallic or topographically etched markers produced in an initial layer of litho-
graphy, further layers can be aligned relative to the rst to produce multi-level devices.
This is generally done by scanning for the edges of a marker of a specied size relative
to an easily-found large feature at a known substrate location. The electron beam can
also be used for imaging using a backscatter detector, as in an SEM, allowing operators
to image the sample for starting lithography operations. Backscattered electron proles
are also used in the marker edge locate routines; hence metals with a large backscatter
coecient contrast to the substrate are required, or a suciently sharp etched edge to
give backscatter contrast.
All electron beam lithography for this work was carried out using a Vistec VB6-UHR-
EWF, which has a maximum eld size of 1.2 mm, minimum resolution of 0.5 nm and a
minimum spot size of approximately 4 nm.
Scattering and the proximity eect
The most signicant limitations to realisable feature size in EBL are due to electron-
resist and electron-substrate interactions. As electrons penetrate the resist, they undergo
scattering, randomising their velocities. This scattering signicantly increases the lateral
exposure prole in the resist. Scattering processes can also produce secondary electrons,
which then travel at randomised directions with low energies. These low-energy electrons
therefore generally have a small range. Figure 4.5 outlines the scattering processes at
work in resist exposure.
Scattering that results from interactions with the resist as the electrons penetrate towards
the substrate is known as forward scattering. As the incident electrons cause polymer
scission, some energy is transferred, scattering the electrons. Higher-energy electrons
incur less forward scattering, hence the eect is most signicant at low voltages. The
eect of forward scattering is to broaden the Gaussian beam energy prole in the resist
[140].
Electrons also penetrate the substrate to a depth proportional to the accelerating voltage
during exposure and are scattered in random directions. Those scattered with high
velocity towards the surface can re-enter the resist, exposing it. Since these electrons
77Fabrication techniques Lithography
loo - 
~~ 
50 keV 
C, = 0.044cm 
C, = 0.06cm 
p = IO7 Ncm2  steradian 
(Kohler) 
Beam  current (A) 
*  Beam    size    versus    current    for    the    electron-beam    system    used    to  4  $  fabricate the nanostructures shown in this paper.  The  method used to 
Idri. 
make  the  theoretical  estimate  of  beam  diameter  and  current  is 
Currents of about a picoampere are adequate for  resist 
exposure  when  the minimum feature size  is about 10 nm. 
For example,    with  a resist    sensitivity    of  0.5 X  C/cm2, 
only 30 electrons are required to expose a single  1-nm  pixel, 
and the beam-incrementing rate is 200 kHz for a beam 
current of  A. With the lenses    used    for  nanolithography, 
the deflection  coil  is placed in the pole-piece bore, and 200 
kHz is  close  to the maximum rate attainable before the onset 
of pattern distortion due to eddy currents induced in the 
iron pole-pieces  of the final  lens. It is not possible to use 
femte pole-pieces, as is done  in  high-speed semiconductor 
lithography  systems,  because  femtes cannot sustain the 
much higher  magnetic  excitation of the short-focal-length 
nanolithography lens. The  femte  pole-pieces are electrically 
insulating and do not sustain eddy currents. 
Electron-beam  exposure  of conventional  resists 
Several  factors  other than the size  of the electron beam 
504  determine the extent of the exposed volume in a layer of 
A.  N. BROERS 
conventional resist. For integrated-circuit  lithography,  where 
at present  relatively  low  accelerating  voltages  and thick 
resists are used, electron scattering is the most important 
factor. For nanolithography, where  higher  accelerating 
voltages and thinner resists are used,  secondary-electron 
generation is the most important factor, and the effects  of 
scattering are unimportant. We  believe that it is the 
delocalization of secondary-electron generation, together 
with the subsequent straggling of the secondary electrons 
into the resist, that sets the ultimate resolution limit for 
nanolithography. 
Electron scattering 
Figure 3 shows qualitatively the mechanisms of electron 
scattering. The resist  is  exposed  by both the incident 
electrons and the electrons scattered  back  from the substrate. 
ub = Sigma for backscattered 
distribution (20 kv) 
1  4Forward  scattering 
\  /  -.’ 
4  Electron scattering in electron resist exposure.  The  curves at  the top 
1  of the figure show the exposure distributions due to the incident and  1  backscattered electrons. 
IBM J.  RES. DEVELOP.  VOL.  32  NO.  4  JULY  1988 
Figure 4.5: Schematic showing interactions of incident electrons with resist and substrate.
After [140].
expose the resist from below, the process is known as backscattering. Some electrons
are backscattered with sucient energy to be re-emitted from the surface; indeed this
process is frequently used for electron imaging. Dierent substrates backscatter electrons
to a greater or lesser extent. The eect of backscatter is to produce a second Gaussian
energy distribution, much broader than the incident beam [140].
Backscatter
Forward scatter
(a) Low kV.
-4 -2 0 2 4
Backscatter
Forward scatter
(b) Mid kV.
Backscatter
Forward scatter
(c) High kV.
Figure 4.6: Schematic of variation of forward scattering and backscattered exposure con-
tributions with accelerating voltage, where the x-axis depicts lateral energy
distribution and the y-axis the relative energy densities. Adapted from [140].
Scales are arbitrary but identical for all gures.
The total exposure prole is therefore a double Gaussian shape, with the backscatter
prole superimposed on the forward beam energy. The relative proles, again, are accel-
erating voltage-dependent, as shown schematically in Figure 4.6. Higher voltages imply
reduced forward scattering, but also a reduced contribution from backscatter, since the
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backscattering radius increases for electrons with increased energy. The eect of this is to
broaden and therefore smooth the backscatter curve, such that the background exposure
from backscattering is broadly uniform relative to the energy of the forward distribution
[140, 141].
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Figure 4.7: Origin of the proximity eect: eects of forward and backscattered electrons
on total exposure prole. After [143].
The proximity eect is related to electron backscattering [144]. When writing patterns,
as a consequence of backscattered electrons in the resist, densely-patterned regions will
receive a higher eective exposure than isolated regions [141]. As a result, when writing
almost all multiple-spot features, areas around the edges will receive a relatively lower
dose than the centre of the pattern. The eect, shown in Figure 4.7, is due to relative
scattering contributions during exposure. As a result, when patterns are placed together,
doses required to develop out the corners of the structure result in overexposure of the
edges. This is a particular problem when writing two wide features in close proximity;
as is the case when dening HEMT ohmic contacts.
The solution is to assign the dose dynamically based on the pattern density or size
[145, 146] or to modulate the exposed pattern dimensions accordingly. This can be
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done using specialist software at the pattern fracture stage, an example of which is the
Proxecco [145] software from Synopsys, which is built into the CATS fracture suite.
Resists and development
The resist used in lithography has a signicant impact on the pattern denition process.
Dierent resist chemistries aect developer requirements, etch resistance and exposure
characteristics. As a result, some resists have superior resolution, whilst others yield
improved etch resistance, solubility or adhesion.
The development time and temperature strongly inuence pattern transfer, and have
an interaction with the exposure dose. In general, raising the developer temperature
increases resist solubility, resulting in faster pattern development. Developing for longer
dissolves an increased exposed resist volume. Other process conditions such as agitation
during development, can also signicantly aect the characteristics [147]. During the
development process, the exposed resist is dissolved. There is, however, a time delay as-
sociated with the chemical processes of development and development is not immediately
complete on introduction into the solution. As a result, developing for too short a time
will leave a portion of the exposed resist on the substrate, whilst developing for too long
will further erode the resist exposed by backscattering, resulting in enlargement of the
pattern. There is therefore an optimal development time for a given exposure dose.
As a further complication, the contrast achieved in the resist between exposed and un-
exposed areas is dependent on both exposure dose and development time, in addition to
the developer and resist system used, as a consequence of the relative dose contributions
from forward and backscattered electrons. Dierent resists and developers yield dierent
contrast characteristics, which may be measured by obtaining the contrast curve for the
system in question, which measures residual resist for a given experimental setup. Within
a development setup, however, dierent combinations of exposure doses and development
times can aect the resultant contrast.
Resist sensitivity is also relevant, since more sensitive resist requires a lower dose or
shorter development times for a given application, reducing processing times and over-
heads. The sensitivity, as well as etch resistance amongst other variables, is determined
by the molecular weight of the resist: eectively a measure of polymer density [148].
Increased molecular weight implies reduced sensitivity as a consequence of the increased
required number of scission events for exposure. Molecular weight also aects the ulti-
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mate resolution of a resist [149].
Resist lm thickness is also a key variable, since thicker lms require larger doses and
longer development times. Resist lms are usually spin-coated, where the spin speed,
acceleration and coating time determine the resultant lm uniformity and thickness.
Resists are usually dissolved in a casting solvent such as o-xylene or di-chlorobenzene,
driven o following application by a pre-exposure bake, either in an oven or on a hotplate.
It is usual to perform dose testing for a new structure before it can be used, to ensure
correct pattern transfer.
The most common positive electron-beam resist is poly-methyl methacrylate (PMMA),
which has excellent resolution and is easy to process. PMMA is available in a variety of
molecular weights and has a wide processing range [149]. Various co-polymer resists also
exist for PMMA where methacrylic acid is added. PMMA-derived resists are generally
developed in methyl isobutyl ketone (MIBK) or methyl-ethyl-ketone (MEK) [150], diluted
in isopropyl alcohol (IPA).
A second family of unamplied positive chain scission resists is the novolak type [125].
This type combines high-sensitivity with high etch resistance realised by adding novolak
polymers. From this basis were developed poly(methyl-chloroacrylate-co-methylstyrene)-
based resists, which also produce high etch resistance with reasonable sensitivity. The
ZEP series of resists from Nippon are an example of this type. Of particular note is
ZEP520A, which retains excellent resolution and contrast with high dry etch resistance
[151, 152]. ZEP is usually developed in o-xylene or an alkyl-acetate developer [153, 154].
Most negative resists are based, conversely, on cross-linking of the polymers. An example
of an unamplied negative resist is hydrogen silsesquioxane (HSQ), which is a owable
inorganic oxide. HSQ is based on silicon dioxide with available SiH bonds, enabling
cross-linking under the provision of energy [125]. HSQ provides excellent resolution and
etch resistance to dry etch conditions not designed for silicon dioxide etching [155{157],
but has a major problem; it is very dicult to remove, since the oxide formation is
permanent. The most common type is the FOX series from Dow Corning.
Chemically-amplied resists
A newer generation of resists is the chemically-amplied type (CAR). CARs operate dif-
ferently from traditional resists; incident electrons result in the formation of acids in the
resist chemistry. These acids then catalyse reactions which occur during development in
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the exposed regions [158]. A post-exposure bake is always required before development
of a CAR, allowing the acid to diuse throughout the exposed resist and to provide the
required activation energy for reaction. CARs therefore have several additional variables;
post-exposure bake time, temperature and delay times between exposure, bake and de-
velopment. In particular, the sensitivity and contrast are aected by bake and delay
times. The environmental variables are therefore critical during processing. CARs have
the general advantage of improved sensitivity and, in some cases, contrast.
An example of a positive-tone CAR is the Shipley UV series, which is a copolymer of
hydroxy(styrene) and t-butyl acrylate. Originally designed for DUV optical lithography,
some are also electron-sensitive, such as UVIII. It has also found use in EBL as an
extremely high-sensitivity, etch-resistant resist [159].
One negative-tone CAR is the NEB series of resists from Sumitomo, based on poly(p-
hydroxystyrene) [125]. An example is NEB11, well known for its high resolution and
extreme resistance to most dry etch chemistries. As with most other negative resists, it
is very hard to remove in solvents after development.
A wide variety of resists was used in the course of this project as shown in Table 4.1.
Resist Type Application Relevant section
PMMA +ve General EBL 4.6, 7.7
ZEP520A +ve High-resolution gate lithography & etching 7.4
LOR +ve Undercutting for T-gates 7.2
UVIII +ve CAR T-gates 7.2
NEB31 -ve CAR Etch & implant masking 9.3
Table 4.1: Resists used in the project for various applications.
4.4 Pattern transfer
Any form of pattern transfer is either additive or subtractive. An additive process relies
on the deposition of material to the lithographically-exposed areas, whilst a subtractive
process removes the current material exposed using etch processes.
All pattern transfer processes, particularly when used on semiconductor substrates, have
the capacity to degrade the electronic performance of the underlying material. These
processes are often not well-understood, but may be related to an increase in trapping
centres with a corresponding decrease in carrier density. For example, etch processes
82Fabrication techniques Pattern transfer
on GaAs have been shown to degrade the transport properties of the GaAs measured
before and after processing [160]. In such cases, damage is often understood as a change
in Fermi level pinning at the surface, creation of trapped charges or interface states
[161, 162] associated with a \damage layer" of a given thickness [163]. Damage may also
be understood as physical changes to the semiconductor material, by either undesirable
removal or addition of material. In addition to increasing surface roughness, which may
intrinsically be a problem, these changes may alter the surface charge, aecting the
electrical properties.
As a consequence, the management of damage to the semiconductor layers is crucial when
considering pattern transfer processes.
4.4.1 Additive and subtractive processes
The denition of a metallic contact can be achieved by either additive or subtractive
processes. In a subtractive solution, the metal lm is deposited onto the sample surface,
often by sputtering, then a negative resist is usually used to mask the areas in which the
contacts will be formed. An etch process then removes the metal everywhere not covered
by the resist. Dry etch processes are commonly used to pattern refractory metals in the
silicon industry, though this is less common in III-V.
The additive alternative is lift-o of metal into an exposed region. Using this technique,
windows are dened in a double layer of positive resist where the contacts will be formed,
using a more sensitive resist at the bottom of the bilayer. If the resist sensitivities,
exposures and development processes are correctly chosen, the resultant resist prole
should be undercut, with the bottom layer more developed than the upper. As a result,
using a directional evaporation process, the deposited metal lm will be discontinuous at
the edges of the exposed resist areas. In the exposed regions, the metal is deposited on
the substrate; in the masked areas, the metal is deposited on the resist. By then soaking
the sample in solvent, the resist can be dissolved, removing the metal deposited on top
of the unexposed regions. Figure 4.8 shows this process. In general, a lift-o process
requires that the bottom layer of resist be as thick as the metal to be deposited.
Both process ows have their advantages. The subtractive approach yields better uni-
formity and adhesion with correspondingly improved yield, and is generally a \cleaner"
approach than lift-o. An additive approach, however, virtually eliminates the possibility
of process-induced damage to the underlying semiconductor, since the unexposed bulk
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Figure 4.8: Schematic of the lift-o process for evaporated metals.
of the substrate is not exposed to either the metal deposition or etch processes, and is
considerably cheaper than the subtractive patterning approach, with its requirement for
more complex tools.
Despite the yield advantages of a subtractive approach and its widespread adoption in
the silicon industry, most III-V process ows rely on lift-o approaches to metallisation
as a result of their ease of damage-free processing and low capital costs. The following
sections deal in depth with the physical processes of etching and deposition.
4.5 Material deposition and removal
Selective deposition of additional materials forms the bulk of device processing, using
pattern transfer techniques discussed in the previous section. Various techniques exist
for metal and dielectric deposition and etching, dependent on the materials and charac-
teristics required. In general, most devices will require metal deposition to form ohmic or
Schottky contacts, and most will additionally require some patterning of dielectric lms,
either as passivating or insulating layers.
4.5.1 Wet etching
Wet etching using liquid chemical etchants is the technologically-simplest method of
removing material. A wide variety of wet etches exist, for virtually every material and
application conceivable, and these are well-established in III-V device fabrication.
Wet etching relies on chemistry between reactants in the liquid etchant and the surface to
be etched. There are three steps to the etching process; the reactants must be delivered
to the surface by diusion, the reaction needs to occur, and the products need to be
transported away from the reaction surface, again by diusion [164]. If the transport
steps are the limiting factor to etch time, then the process is said to be diusion-limited.
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If the reaction step is the limiting factor, then the reaction is said to be rate-limited.
Which of these dominates is dependent on the etch composition and conditions; increased
etch concentrations will increase etch rate, whilst agitation or increased temperature can
aect either situation. Diusion-limited etches are common due to the small diusion
coecient in liquids. Wet etches are hence extremely sensitive to changes in temperature,
concentration and composition, and can therefore suer from repeatability issues.
Wet etches can be highly undamaging and can produce very smooth morphology, though
many wet etches have strong anisotropic tendencies when etching semiconductors, as a
result of their extreme dependence on crystal orientation [164]. As a result, the only real
control of etch isotropy is substrate orientation, unlike dry etching, where control is much
easier. As a consequence, when wet etching GaAs with many etchants, for example, if
a rectangular mask is aligned along the dominant crystal planes, two edges will have
etched sidewalls with positive gradient, the perpendicular edges a negative gradient. A
45  rotation of the mask on the substrate will result in vertical sidewalls. This can be a
signicant concern for deep wet etches in particular, and can considerably increase design
complexity.
In addition, wet etching suers from undercutting of the mask used to dene features as
result of capillary action in the uids. Etch solutions inevitably travel under the mask
and etch the underlying material, resulting in deviation from the intended feature size,
with subsequent limitations in realisable density and uniformity. Though this can be
minimised by using adhesion promoters or hard baking the resist masks, the problem is
inherent to wet etchants. In addition, morphology of wet-etched surfaces can be highly
variable, and dependent rstly on reaction rate. Slower etches tend to produce smoother
surfaces, whilst faster etches can result in rapid gas production as the reaction proceeds,
producing bubbles which can signicantly aect the uniformity of the surface morphology
[165]. Any solid or aqueous by-products of the etch process tend to also re-deposit on
the etched surfaces, leading to increased defect densities and potential contamination
concerns.
One advantage of wet etching is that it is generally damage-free, assuming the etch
chemistry is tailored to the material system, whilst dry etched material often suers
from damage problems. In addition, since the chemistry can be manipulated with a
great degree of freedom, it is possible to create selective etches for given materials. An
example is the recess etch process used in HEMT fabrication, where a succinic or citric
acid and hydrogen peroxide mixture etches gallium-containing layers, but not aluminium-
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containing layers. As a result, the vertical etch will terminate on removal of the InGaAs
cap layer, though it will continue laterally. Since only regular glassware is required for
most processes, wet etching is also very cost-eective.
Single-component etches such as acids or bases will etch many materials - metals such as
titanium or semiconductor oxides can generally be etched using hydrouoric acid, whilst
potassium hydroxide etches silicon. Etching III-V semiconductors is more complex as a
consequence of their zinc-blende crystalline structure. III-V etchants generally operate by
oxidising the semiconductor surface, then etching the oxide [164]. As a result, any etchant
must contain an oxidising agent and a dissolution agent for the oxide. Though most acids
will work in combination with hydrogen peroxide, a commonly used example is sulphuric
acid or orthophosphoric acid with hydrogen peroxide. Adding water allows control of
etch rates. The oxidation step is believed to be diusion-limited and electrochemical;
a redox reaction occurs locally at the surface when in contact with an oxidising agent.
In the presence of only the peroxide, the oxide thickness will increase and reach a nite
limit as the oxidising agents can no longer be eectively delivered to the surface. The
acid in solution then etches the oxidised locations, removing the oxidised III-V elements.
The acid alone will do nothing more than strip the native oxide from the surface.
Since the process is electrochemical, variables (such as illumination or the presence of
metals) that can alter electron ow in solution can also aect etch rate either locally or
across the whole wafer. As a result, uniformity of these processes may be questionable if
precision is required.
4.5.2 Plasma processing
Plasma processes include a range of electron states, including ames, arcs and discharges,
and are of particular interest in modifying surfaces by depositing or removing materials.
The low-pressure glow discharge or \cold" plasma state, where free electron densities are
high and energetic [166], is most relevant to the processing of semiconductor surfaces.
In a plasma, though the molecules, atoms and radicals are at relatively low-temperature,
the electrons are highly excited, similar to the \hot" electron case described in Chapter
3 in a semiconductor under a high electric eld. The very high electron energies are
sucient to overcome molecular bonding in the gas used to form the plasma, with the
consequence that reactions which ordinarily would require very high temperatures can
be achieved at relatively low temperatures by the use of a plasma [166]. In some types of
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plasma processing, ionisation eects in the gas are used to form reactive species, whilst the
complete range of possible radicals from the reactant gas species can be formed to create
myriad chemical eects. These eects can then be harnessed by control of a multitude
of variables; chemistries, pressure, ow rate, temperature and power. As a consequence,
deposition processes are possible for a given set of conditions, whilst dierent radical
formation will allow etching to occur.
Plasma reactor chambers are designed with these variables in mind; the wafer rests on a
cathode connected to an RF generator, generally with a frequency of 13.56 MHz [167],
whilst the chamber is pumped down to high vacuum. The neutral plasma is then formed
above the sample using an upper anode, whilst ow rates can be controlled for the various
process gases to set pressure. The plasma does not form at the electrode surface, but
rather is electrostatically conned above the surface by a positively-charged \plasma
sheath" which forms as a consequence of highly-mobile electrons at the edges of the
plasma [168]. The sample is then exposed to the plasma. The RF voltage drop is split
between the plasma sheath at each electrode in inverse proportion to the areas of the
electrodes - as a consequence most of the voltage drop will be across the sheath closest
to the sample in the case where the upper anode is much larger than the cathode plate
[167]. Many reactors use the entire chamber wall as an anode to maximise this eect.
This section will describe the various applications of plasma-based processes in device
fabrication.
Plasma sputtering
Sputtering is a purely physical process where the species are not reactive, and relies on
momentum transfer to bombard the sample surface with energetic ions from the plasma.
Inert gases such as argon are commonly used to eliminate chemical interactions with
the sample. The plasma formation causes argon ionisation, and these ions are then
accelerated towards the sample during the positive half-period of RF bias. On striking
the surface, material is ejected from the surface. The etch rate is then dependent on
the material being etched, bias and ion density. Since low pressures are usually used,
the process tends to be anisotropic, with near-vertical features resulting. The process is
illustrated in Figure 4.9(a).
In the context of III-V processing, physical sputtering, however, has several problems;
the sputtering process generally requires relatively large energies to bombard the surface
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which tend to damage the semiconductor, whilst the momentum-ejected material is not
consumed by the process and is often redeposited elsewhere on the sample. As a con-
sequence, the resultant etch proles tend to be non-ideal and unpredictable. Sputtering
is hence rarely used in controlled etch processes, but is often used to deposit lms of
sputtered material over a sample, as discussed in Section 4.5.4.
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Figure 4.9: Overview of physical and chemical plasma processes. Particle motion is anno-
tated during positive half-cycle.
Plasma etching
In contrast to sputtering, plasma etching relies on chemical eects between plasma-
generated species and the surface to etch material. The process may be entirely chemical
in nature, resulting in a generally isotropic etch prole, or may make use of the kinetic
energy of the accelerated ions to enhance or enable the etch process. This kinetic assis-
tance results in increased etch anisotropy and more directional etching. In the purely
chemical case, plasma-generated radicals diuse to the surface with randomised velocities
and react. The balance of the sputtering and chemical processes will be dependent on
RF power. Plasma etching processes are frequently used for resist removal, usually using
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oxygen, a process also known as ashing. In the ashing case, atomic oxygen is produced
by the plasma, which then reacts with the hydrocarbon resist to produce volatile (usually
gaseous) products which are then removed [169]. The volatility of these products means
that chemical processes tend to have low redeposition rates, resulting in a clean etched
surface.
Generally, simple parallel-plate reactors are used for resist ashing, where the upper and
lower electrodes are comparably-sized as additional acceleration will induce sample dam-
age. Barrel asher congurations are also common, where the plasma is excited using
electrodes outwith a sample tube, though etch uniformity is reduced. In some ashers,
an earthed sheath acts to strip the highest-energy ionised species from the edge of the
plasma before reaching the sample, reducing damage [170]. A barrel asher conguration
is shown in Figure 4.9(b).
The chemical nature of the etching process also introduces an intriguing and useful pos-
sibility; selective etching. In a physical sputtering process, the only selectivity possible is
determined by the relative etch resistance of the underlying material. In a chemical pro-
cess, reactant products can be chosen to react with only certain materials. For example,
though SF6 will etch silicon nitride and silicon dioxide [165], it will not etch GaAs due
to the thin uoride layers that form on the surface [163]. As a consequence, layers can
be etched completely by chemical processes, stopping on underlying layers of diering
composition.
Reactive Ion Etching
Reactive ion etching (RIE) is essentially the same as kinetically-assisted plasma etching,
but whilst plasma etching is generally used as a mostly isotropic chemical process for bulk
material removal, RIE is heavily inuenced by the directionality of sample bombardment
by chemically-reactant ions as a consequence of acceleration across the plasma sheath,
whilst retaining the benets of etch sensitivity, selectivity and low redeposition obtained
by plasma etching.
As a result, RIE reactors generally use an anode much larger than the cathode, often
the entire chamber wall, as previously discussed [170]. The benets of this are clear;
enlarging the anode with respect to the cathode implies a large voltage drop across the
plasma sheath adjacent to the sample surface, increasing the incident ion energy and
therefore the etch anisotropy. Correspondingly, ions at the other edges of the plasma
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have little energy, so there is reduced sputtering or deposition on the chamber walls.
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Figure 4.10: Overview of reactive ion etching and inductively-coupled plasma etching
methods. Particle motion is annotated during positive half-cycle.
To further increase anisotropy, RIE generally uses lower pressures than plasma etching.
The mean free path of the reactants is therefore long with respect to the distance from
the plasma to the sample, and scattering within the reactant gas is reduced, resulting
in increased directionality [171]. At lower pressures, however, convective cooling is less
eective, and the samples can more easily be heated by the plasma reactions. Some
RIE reactors therefore incorporate cooled electrodes to reduce the possibility of sample
damage or resist owing during etching. A further eect of the reduced pressure is a
reduced etch rate, since the reactant density is reduced. As a consequence, the RF power
may be increased to increase etch rate, but this occurs at the expense of additional
damage. To counter this eect, some RIE systems use an inductively-coupled plasma
(ICP) technique, where one source is used to control the density of the plasma, allowing
high powers to be used, whilst a second source controls the plasma sheath potential,
reducing the possibility of damage whilst retaining high etch rates and anisotropy.
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A further benet of RIE is that damage is greatly reduced over more physical processes;
most RIE processes, though their anisotropy is heavily inuenced by the ionic energy,
are predominantly chemical processes, and little sample sputtering occurs: crucial for
substrates such as III-V HEMTs. RIE's foremost advantage, however, is the extreme
anisotropy that can be achieved; a feature than becomes critical at increasingly small
dimensions as mask undercutting enlarges transferred patterns[171].
RIE processes were carried out in the course of this work using an Oxford Instruments
Plasmalab System-100.
4.5.3 Dielectric plasma deposition
With suitable conguration, plasma processes may also be used for thin lm deposition
purposes, particularly of interest in depositing dielectrics. Thin lms of dielectric have
many uses in device applications; they may be used as spacer layers to separate contacts,
support structures, as insulator layers for forming capacitors, or as encapsulation layers
to protect devices from the environment.
Thin lm dielectrics can be deposited using CVD techniques, but there are issues with
their use; principally, they require elevated temperatures akin to those used for the orig-
inal material growth [172]. Elevating temperatures to these levels can present problems
both with damage to epitaxially-grown thin semiconductor lms and with any structures
subsequently formed. For example, neither Schottky nor ohmic contacts are likely to
survive temperatures upwards of 500 C. CVD is therefore rarely used in the deposition
of dielectrics. Plasma-induced lms can be deposited at relatively low temperatures,
however, and are hence far more suitable to a device process ow. This technique is
known as plasma-enhanced chemical vapour deposition (PECVD).
PECVD relies on the same fundamental principles as plasma etching; reactions which
would otherwise require high temperatures to provide the necessary activation energies
can be achieved at low temperatures by utilising the energy inherent in a plasma. By
providing gaseous reactants and exposing the mixture to an energetic plasma, the condi-
tions can be tailored to deposit the products on a sample surface in a controlled manner.
Silicon dioxide and silicon nitride are the two dielectrics most commonly deposited in
III-V fabrication, though a multitude of deposition products are possible. In the case of
silicon nitride, silane (SiH4) generally provides the silicon, whilst either gaseous nitrogen
or ammonia can provide nitrogen.
91Fabrication techniques Material deposition and removal
Ideally, assuming a nitrogen source, the reaction would proceed as [172]:
3SiH4 + 2N2  ! Si3N4 + 6H2 (4.4)
In reality, however, since the silane source contains hydrogen and H2 is formed as a by-
product, it is also likely to be present in the lm to some degree, whilst any residue in
the chamber from pump grease or moisture can result in hydrogen, carbon or oxygen
contaminants in the nal lm, resulting in deviations from the ideal stoichiometric Si3N4
lm, which will change the refractive index, dielectric constant, stress and permeability of
the layer [172]. As a result, most PECVD lms are of relatively low purity, or particularly,
hydrogenated [173], though this may not present a signicant problem if the desirable
properties of the deposited material are as required.
A recent development in plasma deposition technology is the invention of the ICP de-
position variant. As discussed, PECVD, though operating at much lower temperatures
than CVD, still requires somewhat elevated temperatures. In addition, since signicant
energies are involved in PECVD, damage can be induced in the surface semiconductor
layers during deposition. If the surface layers are very sensitive, this can be a serious
problem. As for ICP etching, ICP-PECVD uses a separate coil to strike the plasma,
which then has a separate RF source to control the plasma density. A second coil and
source are then used to bias the sample and control the deposition rate.
In the case of silicon nitride deposition, this allows the formation of a remote high-density
nitrogen plasma in the upper region of the reaction chamber, which is then reacted with
the silane source to form high densities of both species which can then be deposited on
the sample surface with low bias power. As a further benet, due to the high-density
plasma produced and the more ecient production of highly reactive radicals, the process
temperature can be signicantly reduced. As a consequence of the high-density plasma,
relative concentrations of reactive elements are higher than the residual or secondary
contributions, resulting in a lm that is both high quality and high purity.
This work has made extensive use of room-temperature ICP-deposited silicon nitride,
produced using an Oxford Instruments Plasmalab System-100.
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4.5.4 Metallisation
Metal may be deposited by many dierent methods; the principal three being plating,
evaporation and sputtering. Metals such as gold are frequently plated to form thick
deposited layers for interconnects, bondpads or backside processes. Plating is generally
used to produce very thick layers with large process tolerances which are not generally
patterned with high resolution, but does provide a method of forming very cost-eective
metallic layers.
Evaporation
Evaporation techniques rely on the heating of a metallic source to a temperature at which
it vaporises. All evaporation processes can therefore be considered thermal. Evaporation
processes, however, fall into two classes: resistive or electron beam (e-beam). Resistive
evaporators are usually termed \thermal" as a consequence of the resistive heating of the
crucible in which the metal sits. As the crucible heats up, the metal contained is heated
to the point of its vaporisation.
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Figure 4.11: Schematic diagram of an electron-beam evaporator.
Electron beam evaporators also heat the metal, but do so locally; they do not heat the
crucible and the metal sources are water-cooled in their crucibles. An electron beam
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is produced using a high accelerating voltage applied between a thermionic emission
lament and the crucible, which acts as the cathode. The beam can be focussed on the
metal surface and as a consequence of the interactions of the accelerated electrons with
the metal, it is heated locally at the focussed spot. In thermal evaporators, there is the
possibility of metallic contamination by evaporating the crucible if its melting point is
similar to the target metal. In e-beam evaporators, as a consequence of the local heating,
there is no possibility of such contamination, yielding a high-purity deposited lm. Only
the locally-heated region of the metal is evaporated, whilst the rest of the water-cooled
source remains solid.
There are additionally usually two shutters between the source and target. The purpose
of these is to protect the sample from rate uctuations during initial heating. When the
evaporation rate is suciently stable, the source shutter can be opened, and the rate
controlled using monitoring of the oscillation frequency of a quartz crystal and closed-
loop feedback. When the desired rate is reached, the upper substrate shutter can be
opened, exposing the sample to the evaporant ux. Figure 4.11 shows the salient points
of evaporator operation.
All evaporation processes must take place under high vacuum in the range of 10 6   10 7
Torr, since at these pressures, the evaporating metal ux has a mean free path greater
than the distance to the target. As a result, there are few collisions of the metal whilst in
ux, resulting in a highly directional metal coating on the sample, holder and chamber.
Consequently, evaporated lms are highly non-conformal to sample topography, since the
incident metal ux is usually nominally normal to the surface.
Electron-beam evaporation processes were used in this work, using Plassys MEB-450 and
MEB-550 evaporators.
Sputtering
Sputtering processes dier signicantly from evaporation.Whilst evaporation requires
elevated temperatures for the vaporisation of the metal, sputtering makes use of physical
plasma processes described in Section 4.5.2 to bombard the metallic target, and can be
carried out at low temperatures. A plasma is formed using a noble gas such as argon
using either a d.c. or r.f. source to excite the plasma to the activation energies required
for sputtering of a given metal. The target is then negatively biased, and the plasma
sputters atoms of metal from the target.
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Sputtering can also be carried out at relatively high pressures around 10 4 Torr. As a
consequence, the metal atoms tend to collide before hitting the target, randomising their
angles of incidence on the sample. The resultant metallic coating is therefore far more
conformal than an evaporated lm. As a consequence, sputtered lms cannot generally
be used with the lift-o technique and are used primarily in subtractive processes. An
advantage of the sputtering process over evaporation is its independence of melting point,
since targets do not require to be vaporised. A wide range of metals can therefore be
deposited, whereas evaporation processes are limited to materials which can be melted
with relative ease.
Alloys and compounds can also be deposited in a single step, which may have particular
signicance in ohmic contact formation.
Sputtering processes used in this work were carried out using a Plassys MP900S sputter-
ing tool.
4.6 Generic HEMT process ow
HEMT fabrication makes use of many of the techniques covered in this chapter; specif-
ically metallisation and wet etch techniques. At Glasgow, the pattern denition is gen-
erally carried out using electron beam lithography, for its exibility in addition to its
superior pattern denition characteristics. Standard HEMT realisation combines numer-
ous individual process steps over four key lithographic exposures. This section will aim
to describe the major purposes and methods of each lithographic step in turn. The order
of the processes is crucial, since more delicate structures may not survive some process
steps.
4.6.1 Marker/ohmics
The ohmic contacts (Section 3.5.4) for the HEMTs are usually dened using a Au/Ni/Ge
metallisation, with a total thickness of greater than 100 nm. This is achieved using the
evaporation and lifto methods described in Sections 4.5.4 and 4.4 respectively.
As briey discussed in Section 3.1, the layout of devices is usually more complex than a
simple linear design, with a multiple-nger design usual at Glasgow. As a consequence,
the gate is formed between source and drain in two or more separate ngers, which are
joined together with a subsequent metal deposition process. There are therefore two
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source pads and one central drain pad which is shared by both gate ngers. The source-
drain separation, as discussed previously, has a key eect on electric elds within the
device channel, and hence must be well-controlled.
5 0   µ m
(a) No proximity correction.
5 0   µ m
(b) Proximity-corrected.
Figure 4.12: Ohmic contact patterns in PMMA after development for a two-nger device.
Lithographically, therefore, three large contacts must be placed at a specied small sep-
aration in positive resist, usually on the order of 1-3 m. This presents a lithographic
challenge as a result of the proximity eect (Section 4.3.2), since regions in the middle of
the contact tend to be easily overexposed, reducing the separation with the eect of vari-
able electric eld along the gate width. The required layout and the eects of proximity
correction software are illustrated in the optical micrographs of Figure 4.12.
The ohmic contacts are generally annealed in most process ows, using a temperature
found experimentally to produce low-resistance, morphologically acceptable contacts.
Since there are several steps of lithography required, as discussed in Section 4.3.2, mark-
ers are required to align following exposures to the rst. These markers are usually
metallic squares several microns in size, used in an edge location search to establish ref-
erence points across the plane of the substrate, and used to make transformations to
the exposed pattern to ensure alignment. Conveniently, ohmic metallisation also gives
excellent electron backscatter contrast against a III-V substrate; hence ohmic metal can
also be used to produce markers for alignment in the same lithographic exposure as the
contacts, reducing two exposure steps to one. One caveat is that the annealing process
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must not roughen the marker edges so signicantly as to cause location uncertainty.
4.6.2 Isolation
Gallium arsenide, like most III-Vs, but unlike silicon, is semi-insulating unless doped. As
a result, it does conduct to a degree without doping. Adjacent devices in an amplier
setup, for example, must therefore be isolated from each other to ensure independence
of operation.
This is generally achieved by either removing the material not used to form the ac-
tive region of the device, or rendering it insulating by some other method. In general, a
rapid, inexpensive electrical isolation process involves etching the conducting layers away;
generally achieved by wet etch processes at Glasgow. The etch process must be su-
ciently slow as to be well-controlled, but able to etch all the epitaxial device active layers
non-selectively. Various etchants full these criteria, such as sulphuric or hydrochloric
acid and hydrogen peroxide. The etchant most commonly used at Glasgow, however,
is an orthophosphoric acid/hydrogen peroxide mixture, chosen for its controllability and
isotropic etch proles with crystal orientation, which produce etched sidewalls with a pos-
itive gradient for any crystal plane. Concentration ratios of 1:1:100 H3PO4 : H2O2 : H2O
provide repeatably controllable etch rates of around 0.7 nm/s.
The depth achieved by isolation should extend below the bottom of the channel to ensure
isolation. By monitoring etched depth before and after etching, usually by Atomic Force
Microscopy (AFM), this can be ensured. In addition, electrical measurements using
previously-dened ohmic contacts allows a target conductance to be achieved for a given
contact separation. A typical target is to achieve a current of less than 100 nA between
two 150 m pads separated by 10 m at 2 V.
The remaining active area after isolation is referred to as the mesa. A single thick layer
of PMMA is sucient to mask the isolation etch.
4.6.3 Gates
The gate level is generally the most demanding process step to realise, due to its complex
geometry and small feature size. The reasoning behind T-gate fabrication was discussed
in Section 3.8, whilst the fabrication methods often used will be discussed in some depth
in Chapters 6-7. In general terms, however, the gate is fabricated using a single-step
process achieved using several resists of dierent sensitivities [159].
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The gate metal is usually deposited by e-beam evaporation following a self-aligned recess
etch step to strip the cap layer in the gate region. Since the aspect ratio is crucial to
device operation as previously discussed, selective wet etch processes are generally used,
avoiding issues with damage to the channel from plasma processing. The dimensions of
the etched region are particularly important, since the recess length exposes the barrier
layer directly, with a corresponding impact on the surface state density, in addition to
aecting the parasitic capacitances, electric eld magnitude and hence carrier dynamics
and breakdown characteristics of the device.
The cap is therefore removed and the gate evaporated in a single resist step. A much
larger feed structure is generally exposed simultaneously, traversing the mesa step instead
of the nanometric gate. There is therefore a large additional metallic area on the mesa to
ensure continuity of contact to the large bondpad structures fabricated later on isolated
material.
The metal recipe used is titanium/platinum/gold, where the titanium provides the adhe-
sion required from the small-area gate, whilst the gold provides the low-resistivity bulk
of the gate. Platinum provides an interface layer to prevent diusion of the highly-mobile
gold through the titanium, which would otherwise degrade the Schottky contact to the
barrier.
4.6.4 RF Bondpads
The bondpad layer is always dened last due to its thickness. The bondpads allow testing
and measurement of the device from d.c. to r.f. frequencies.
The pads are designed as coplanar waveguides, where a ground-signal-ground topology
is used to achieve r.f. signal integrity. The characteristic impedance of the line can
be matched to that of the measurement system by tuning of its geometry, where the
conductor widths, separations and thicknesses are variables [174]. In general terms, the
conductors are much thicker than other metallised layers; up to 1.2 m of gold is used,
with a thin layer of NiCr deposited rst to provide adhesion and a known resistance.
As a consequence of the metal thickness, resist around 1.5 m thick is used to facilitate
lift-o.
Bondpad denition completes a standard HEMT process ow. The general completed
device layout of a standard two-nger device can be seen in Figure 4.13.
98Fabrication techniques Self-aligned process ow
used to pin the conduction bands and reduce the barrier magnitudes.
As a consequence, a typical self-aligned process ow is:
1. Markers (dened separately from ohmics.)
2. Isolation
3. Gates (dened on a relatively planar substrate.)
4. Ohmics (non-annealed.)
5. Bondpads
It was also noted that a process ow incorporating the gate rst yielded improved litho-
graphy as a result of the relative resist planarity surrounding the area for gate pattern
denition [177].
4.8 Summary
This chapter has summarised the techniques available for the realisation of III-V devices
together with the relative merits and disadvantages of each. Epitaxial growth was de-
scribed, whilst metallisation, deposition and etching processes were compared, with a
particular focus on the proles and selectivity achieved and any damage incurred. Litho-
graphic techniques were also compared, and the reasoning behind the use of electron
beam lithography processes outlined. A thorough review of the fundamentals of elec-
tron beam lithography was also given, with particular emphasis on the factors that limit
achievable resolution and dened feature size. The following results chapters will outline
the deployment of these techniques in advanced device processing.
1005. Characterisation and metrology
5.1 Introduction
Successful device development relies on the crucial processes of measurement and metrol-
ogy that provide benchmarks for the performance of both epitaxial material and the
devices fabricated on it. Accurate measurement provides an understanding of the un-
derlying phenomena that dictate device performance, allowing device fabrication to be
tailored to the improvement of these metrics.
Understanding of the materials structure on which the device is fabricated is therefore
invaluable, since it denes ultimate performance to such a large degree. Techniques which
characterise the material and contacts made to it are hence of great importance to the
device engineer, in addition to device d.c. and r.f. measurements.
This chapter outlines some basic techniques used to characterise semiconductor material
and device performance. In particular, the van der Pauw method for extracting carrier
mobility and the Transmission Line Method for determining contact and sheet resistances
are described. There is then a discussion of the process of characterising devices, both
at d.c. and r.f. and the extraction of pertinent gures of merit for both.
5.2 Material characterisation and the van der Pauw technique
The quality of epitaxial material used for HEMT fabrication determines the ultimate po-
tential performance of a device, since the electron density and mobility of the active layers
dene, as outlined in Section 3.6, the drain current of the device, its high-frequency and
associated noise performance. In addition, eective scaling of the material is crucial for a
large transconductance to be maintained as devices are scaled; a strenuous requirement
whilst maintaining high mobility and electron density.
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The most common method of material characterisation after growth is the Hall technique,
though capacitance-voltage and current-voltage measurements from diodes are also very
useful.
The Hall eect is based on the fact that charged carriers in semiconductors are deected
by both electric and magnetic elds. Magnetic elds exert a Lorentz force on carriers
perpendicular to both the eld and the direction of carrier motion, by a left-hand rule.
Measurement of the Lorentz force therefore allows the measurement of electron (or hole)
velocity of a semiconductor sample in the inuence of a magnetic eld. In conjunction
with measurements of electron current density, the electron density for a given electric
eld can be extracted [178].
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Figure 5.1: A Hall eect measurement setup.
Considering an n-type semiconductor in a uniform perpendicular magnetic eld (Figure
5.1), and an applied positive voltage between contacts 1 and 2, electrons will drift from 2
to 1. The electrons experience a Lorentz force in the same plane as a consequence of the
perpendicular magnetic eld, deecting them towards contact 3. Electrons accumulate
at contact 3, creating a net negative charge, whilst contact 4 becomes depleted, with a
net positive charge. An electric eld is therefore established, opposing the Lorentz force.
When this Hall electric eld compensates the Lorentz force, there is zero net force on
electrons perpendicular to drift and the charge transfer reaches equilibrium. This is the
Hall eect.
The Lorentz force, fL, where B is magnetic eld, v12 drift velocity between contacts 1
and 2 and q and has its former meaning, is:
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fL = qv12B (5.1)
The force attributed to the Hall electric eld, E34 is:
fH = qE34 (5.2)
Hence, at equilibrium, the Hall voltage measured between contacts 3 and 4, V34, for a
given sample width, W is:
V34 = E34W = v12BW (5.3)
Current due to drift between contacts 1 and 2 is:
I12 = Wtnqv12 = WtnqE34 (5.4)
v12 =
I12
Wtnq
(5.5)
Therefore, substituting into Equation 5.3:
V34 =
BI12
tnq
=
RHBI12
t
(5.6)
Where t is sample thickness and RH = 1
nq is the Hall coecient.
By measuring the applied voltage, V and corresponding drift current, I12 and Hall volt-
age, V34 for a sample of given dimensions, the Hall coecient can be derived from Equa-
tion 5.6, allowing electron density to be calculated.
Conductivity, , is specied by the current as:
 =
I12L
V34Wt
= nq (5.7)
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The resistivity, , is the inverse of conductivity. Mobility, , can also be extracted with
ease from these variables, as [178] :
 = RH =
nq

(5.8)
The van der Pauw technique [179] is an evolution of the Hall eect, pioneered by L.J.
van der Pauw. He noted that whilst Hall measurements yielded useful measurements,
they depended on precise sample geometries, as evidenced by Equations 5.3 - 5.7: hard
to achieve. He proposed a technique whereby the resistivity and Hall coecient could be
extracted from a sample of arbitrary geometry, with the contacts at arbitrary locations
around its periphery.
In particular, if the sample was symmetric such that V12
I34 = V23
I14 = R, the situation was
further simplied, leaving an equation with a single unknown:
exp

 
t

R

=
1
2
(5.9)
Hence, the resistivity can be extracted with a single resistance measurement:
 =
tR
ln(2)
(5.10)
Sheet resistance, Rsh, is a useful measure of two-dimensional resistivity, particularly when
analysing thin lms. It is simply found thus:
Rsh =

t
=
R
ln(2)
(5.11)
Van der Pauw also showed that the Hall coecient could be found by measuring changes
to one of the previously-measured resistances, R under variable perpendicular magnetic
eld. The change in magnetic eld drives a change in the resistance, thus:
RH =
t
B
R (5.12)
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It is further noteworthy that since mobility is the product of both conductivity and
Hall coecient, it is possible to extract gures for mobility and sheet resistance without
requiring a measurement sample thickness.
Considering the requirement for contacts to be placed around the periphery of a symmet-
rical sample, the structures shown in Figure 5.2 are commonly used for Hall measurements
in HEMT structures. The rst structure is a simple van der Pauw sample, with the con-
tacts around the periphery of the measurement area attached by etched \arms" to a
central square. The second has the Hall measurement area etched o using a selective
etch. By removing the cap, the Hall measurements are performed on only the channel,
removing the parallel conduction and giving a realistic metric for channel transport.
Figure 5.2: Capped and recessed van der Pauw structures.
It is essential to note that, as previously mentioned, mobility is eld-dependent, with only
low-eld values extracted using the Hall technique. In bipolar structures, the situation is
complicated by the ow of both charge carriers, whereby the Hall voltage is generated by
the diusion of both electrons and holes. In HEMTs, hole concentrations are suciently
low below impact ionisation eld thresholds that they may be neglected and the Hall /
van der Pauw method assumed accurate.
5.3 Contact resistances and the Transmission Line Method
In the fabrication of devices, performance is fundamentally limited not only by the epitax-
ial structure of the material, but also by the ability of the device to access the potential of
the material. If contacts to the material are poor and ohmic contacts are therefore high-
resistance, then the device performance will be greatly limited as discussed in Section
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3.7.
As a consequence, measuring and optimising contact performance is crucial to attaining
the potential of devices fabricated on a given material system. In particular, a method
is required to measure the resistance of the ohmic contacts.
The Transmission Line Method (TLM) is the usual technique employed to measure con-
tact resistance. The method was rst presented by Shockley, et al. [180], who proposed
the measurement of the resistance of strips of semiconductor of various lengths with a
constant width, with the length dened by conventionally-dened ohmic contacts. As a
consequence, for a given sheet resistance, the resistance measured should be proportional
to the gap length between contacts.
By extrapolating the general trend for zero length, the total contact resistance of the two
contacts can be found, whilst the derivative of the resistance with length gives the sheet
resistance. The transfer length, LT describes the minimum contact length required for
eective ohmic behaviour, the length over which 1
e of the total current is transferred into
the material [181]. Contacts which are much shorter than the transfer length therefore
have greatly increased contact resistance [182]. The process was further rened by Reeves
and Harrison [183], who were able to extract the specic contact resistances with increased
precision, taking alloying eects under the contacts into account. The method is shown
in Figure 5.3, where RC is contact resistance, RSH sheet resistance in the bulk, RSK that
under the contacts and l is the contact separation. W is contact width.
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Obtaining the S 
Transmission    Line  lr 
G.  K. REEVES  AND  H.  B.  HARRISON 
Abstract-In  characterizing  ohmic    contacts  using  the transmission 
line  model,  it is necessary  to make a measurement referred- to as .the 
contact  end  resistance, as a result of  modification to  the  sheet  resistance 
under    the    contact.  In  this article    we    show  that this  contact    end  re- 
sistance and  the  consequent  specific contact resistance can  be  deduced 
from simple  resistance  measurements  carried  out between  contacts on 
a standard, transmission line  model  test  pattern, 
0 
INTRODUCTION 
NE OF THE MORE common  methods  for  quantitatively 
assessing the  performance  of  ohmic  contacts  to  semicon- 
ductors is to measure  the value  of  the  specific  contact  resistance 
pc (ohm -  cm-’).  The  transmission  line  model  (tlm)  originally 
proposed    by    Shockley  [l] offered    a    convenient    method    for 
determining pc for planar  ohmic  contacts.  Shockley  also pro- 
posed  an  experiment  in  which  the  total  resistance  RTbetween 
any  two  contacts  (of  length  d and  width w> separated  by a dis- 
tance  Q  could  be  measured  and  plotted  as-a function of (2. The 
resulting  equation  between  RT and R  provided  an  estimate  of 
pc through  the  so  called “transfer  length” LT,  measured  from 
the  intersection  of  the  R  curve  for R T = 0 as shown  in Fig. 1. 
Here  -Q  = 2 LT for RSK  = RSH,RSH  being the  sheet  resistance 
of  the    semiconductor    layer    outside    the    contact  region  and 
RSK the  sheet  resistance  of  the  layer  directly  under  the  con- 
tact.  The  assumption  of an electrically  long  contact  d >> LT 
enabled the  relationship pc = RSH  * L$  to  be  invoked. 
However,    there  have    been  instances    reported  [2,3]  where 
the  experimental  data  measured  would  not  fit  the  tlm  unless 
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Fig. 1.  Plot of total  contact  to contact resistance  as  a function of Q to 
obtain transfer  length and  contact resistance values. 
a  modification  was made to  the  sheet  resistance beneath  the 
ohmic  contact -  a  modification  brought  about  by  the  alloying/ 
sintering    process    occurring  at    the    metal-semiconductor    inter- 
face,    that  is RSK  # RSH.  Extra    experimental    data    to    obtain 
the  magnitude  of  this  modjfication  can  be  obtained  by  the  SO 
called  “end    resistance”    measurement.”  A  knowledge    of    the 
sheet resistance  beneath  the  contact  provides  valuable    insight 
into  the  effect  of the  alloyirlg/sintering  process [4]. 
In  this  article  we explain and verify  the  additional  end  re- 
sistance  measurement,  which  is needed to  obtain an accurate 
*Note:    Oddly    enough,  in his  original  paper, Shockley  [I] proposed 
this technique of  measurement to  obtain LT for electrically short con- 
tacts (d < LT) making no reference to the alloying/sintering effect  to 
R  SH. 
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Figure 5.3: Method of extracting contact resistance, sheet resistance and transfer length
from TLM resistance measurements. After Reeves and Harrison, [183].
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Specic contact resistance refers to the area-related conduction properties on the specic
contacts, taking current crowding (transfer length) eects into account [183]. As a conse-
quence, whilst contact resistance has units of 
:mm, specic contact resistance has units
of 
=mm2. This work quotes contact resistances as 
:mm, particularly useful when the
contact length is much greater than the transfer length.
The TLM technique provides a simple method for the extraction of contact resistance,
requiring simple I-V measurements of standard ohmic structures to characterise a mul-
titude of useful parameters. The standard structures used are shown in Figure 5.4(a).
The standard gap lengths are 2.5 - 5.5 m in 1 m steps.
(a) Capped
(b) Recessed
Figure 5.4: Capped and recessed TLM structures.
Four-probe measurements are generally used, with the voltage applied across one pair of
probes and the current measured by the second pair, allowing the eect of the resistance
of the probes and cables to be removed. The resistance is then extracted and the recessive
best linear t to the data used to extrapolate for contact resistance.
Measurement of the contact resistance to the cap provides useful information about
contact to the cap, but as a multi-layer structure, information about the quality of the
interface to the channel becomes crucial. When contacts are annealed, alloying occurs
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between the deposited metal and the semiconductor surface on which it is deposited,
ensuring a low-resistance contact is formed. This alloying process results in the diusion
of the elements of the alloy throughout the underlying material, reducing the resistance
between the cap and channel.
In the case of non-annealed contacts, the specic contact resistance to the channel directly
becomes important, as discussed in Section 3.7.1. Figure 3.17 is reproduced here for
reference and references to resistances refer to this gure [58].
Gate
Ohmic Pad
Intrinsic
Region
Cap
Barrier
Channel
R1
R2
R4 R3
R5 R6
Bu￿er
Figure 5.5: Parasitic resistances and their origins in contact and relative sheet resistances
of the cap and channel.
As a consequence of the parallel conduction paths where R3 = R4, the eective total
contact resistance to the channel is not entirely dened by the capped contact resistance
R1, as it would be in the annealed case; rather, the resistance is the parallel combination
of (R2 + R3) and (R4 + R5) in series with R1 and R6.
Since these resistances are then largely determined by epitaxy, a method for ensuring
the formation of low-resistance contacts to the channel is crucial to the realisation of
high-performance devices.
The recessed TLM structure, shown in Figure 5.4(b) is one way of extracting meaningful
numbers. For each gap dimension, a correspondingly-scaled region in which the cap is
removed is also formed, such that the capped region remains a constant length for each,
whilst the etched region varies. The recessed region is therefore eectively the TLM
length, not the length between contacts directly.
A measurement of the resistance between two contacts therefore comprises twice the total
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capped access resistance region shown in Figure 5.5, plus the length of the respective
channel section dened by the gap length. Since the capped region is unscaling, the total
resistance of the access region should remain unchanged for each. As a consequence,
a linear t to the resistance data using the previous criteria yields a contact resistance
gure that includes these access regions at both contacts.
Since the dimensions of the capped region are known, and its sheet resistance is extracted
using the standard capped TLM, the resistance of the capped component can be removed
from the measurements [184]. The sheet resistance measured for a given capped structure
will be considered to be largely due to the parallel combination of R2 and R5 due to the
distributed nature of the resistances. The eective resistance of both capped regions can
therefore be subtracted from the extracted \contact resistance" gure for the recessed
case, leaving a more representative metric for the total resistance of R1 + R4. In the case
of a real device, this would also be a method of extracting parasitic source and drain
resistances [184].
Although this method is imprecise, and likely grossly oversimplies the complex problem
of parallel transport in the capped region for the non-annealed case, it nonetheless pro-
vides a more comparative metric for contact resistance in the recessed situation: useful
for comparing material systems and fabrication processes. In eect, it allows compari-
son between the capped and recessed cases, where in the ideal scenario, the extracted
recessed contact resistances should approach the capped case.
5.4 Device characterisation
Since devices are realised in coplanar waveguide layout as described in Section 4.6, the
measurement setup must match this. As a result, both d.c. and r.f. measurements make
use of three-signal probes in a ground-signal-ground conguration, at the heart of the
measurement system. The probes are mounted on precision manipulator arms that allow
three-dimensional positioning of the probes to attain reliable contacts.
A general system setup requires a network analyser, able to supply and analyse a range
of signals of variable frequency, matched in specication to the probes and cabling. It is
these components which dene the measurement range of the system. A semiconductor
parameter analyser (SPA) is also required to provide the d.c. measurement and bias
capability. The systems are congured such that the r.f. components are disabled dur-
ing d.c. measurement, with the d.c. bias injected directly to the probes. During r.f.
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measurements, the d.c. bias is used to provide the desired operating conditions for the
device, whose response to an input spectrum generated by the network analyser is then
measured. Both systems are connected using a General Purpose Interface Bus (GPIB).
Parameters can be passed and one system may control the measurement timing, whilst
computer control can additionally be exerted over GPIB.
The measurement setup used in this work varied, since the systems were upgraded during
the course of this project. Initial device measurements were taken using Picoprobe probes,
mounted on a Karl Suss probe station using a Wiltron Vector Network Analyser (VNA)
with an Agilent 4155B SPA. The system was capable of r.f. measurement up to 60 GHz.
This setup was later replaced by a semi-automatic probe station able to make measure-
ments under automated control at a given sample location, then move to another site and
repeat measurements: a far more exible and ecient setup. The new system also uses
Picoprobe probes, connected via Agilent frequency extender arms to an Agilent E8361A
PNA network analyser and N2560 test set, capable of measurements up to 110 GHz.
The manipulators are mounted on a Cascade Microtech Summit 12000 semi-automatic
probe station, which is able to move between sample sites, but is incapable of alter-
ing probe separation. The system is connected to a control computer running Cascade
Microtech Nucleus software. This computer also runs the Cascade Microtech WinCal
software which allows the conguration and management of r.f. measurements. D.c.
measurement capabilities are provided by an Agilent B1500A SPA, which runs Agilent
EasyEXPERT measurement software. All systems are connected by GPIB, and by the
end of this project the system could be congured for fully automated multiple measure-
ments at either d.c. or r.f. for a variety of bias conditions, allowing large volumes of data
to be eciently extracted.
5.4.1 D.C. measurements
As outlined in Section 3.6.2, HEMT output characteristics depend on the application of
a variable drain bias, modulated by the gate voltage.
The B1500A provides a method of measuring the drain current whilst sweeping the
drain voltage and keeping the source earthed. The gate voltage can then be stepped
to a new value and the drain voltage sweep repeated. By repeating this process, the
complete device characteristics can be extracted. Figure 5.6(a) shows general HEMT
I-V characteristics as measured by the system. Gate current resulting from leakage
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through the imperfect Schottky contact is usually also measured. The system is also able
to extract additional measurements from the measured data. These data can then be
exported to various le formats for processing.
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(b) Transconductance/Vgs characteristics
Figure 5.6: Measurements as automatically extracted for 60 nm 100 m-wide conventional
HEMTs using the B1500A.
The transconductance can be extracted using similar processes. The drain current is
measured whilst the gate voltage is swept, then the drain voltage is incremented. The
SPA is then used to calculate the derivative of the drain current with respect to the gate
voltage: the transconductance. The proles for a typical device are shown in Figure
5.6(b).
The I-V prole, peak drain current, gate leakage current and transconductance hence
allow a great deal to be concluded about the quality of the devices, material and their
processing. From these measurements, the d.c. metrics of the devices can be easily
compared and extracted. All these measurements can then be repeated across many
sample locations using the autoprober.
5.4.2 R.f. measurements
R.f. measurements rely on the treatment of a circuit as a multi-port device, whereby
each port has a corresponding input and output signal, as discussed in the treatment
of equivalent circuit models in Section 3.7.2. Single device measurements such as those
taken in this work treat the HEMT as a two-port network. At r.f. frequencies, signals be-
have like waves on a transmission line according to Maxwell's equations, where fractions
of each applied signal are transmitted or reected, depending on the load and matching
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conditions as well as the line itself. Applying an input signal at one port results in a
corresponding output on both ports as a consequence of the transmission and reection of
the original signal. These transmitted and reected signals can be characterised in mag-
nitude and phase over a given frequency spectrum, for a given range of bias conditions.
The general setup is shown in Figure 5.7.
2-port network
Port 1 Port 2
b2
a2
b1
a1
Figure 5.7: General overview of a two-port network and its input/output signals.
Measuring the eect of the network on the input signals with respect to the output over
the operating conditions hence provides a measure of the device performance.
The signals at the two ports can be characterised by a variety of methods: namely Z-, Y-,
H- or S-parameters. Each in a slightly dierent way describes the action of the network,
relating the output signals to the inputs as a matrix of parameters. A two-port network
hence generates a 2  2 matrix, and so on.
Scattering parameters (S-parameters) are most commonly used, since each signal can
be isolated without requiring short or open circuits, requiring only termination with a
matched load to eliminate reection in a given direction. Measurements can be easily
taken in an automated fashion.
The S-parameters of a two-port network relate to the inputs and outputs thus [185]:
b1 = S11a1 + S12a2 (5.13)
b2 = S21a1 + S22a2 (5.14)
The eect of one input signal can then be eliminated by the application of a matched load,
allowing each s-parameter to be uniquely described as a ratio of input and output signals
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for a given load condition. In particular, S11 and S21 are extracted by terminating the
output port with a matched load, whilst terminating the input port with a matched load
yields S12 and S22. The S-parameters are generally plotted on a Smith chart, which,
whilst in reality plots reectance, is easily converted to impedance. By extracting all
four S-parameters, the behaviour of the network over the measurement range can be
characterised for a given bias point. By repeat measurements over a bias spectrum, the
complete device behaviour can be characterised [186]. An equivalent circuit model as
described in Section 3.7 can then be tted to the S-parameter data.
5.4.3 Calibration
The system requires calibration in advance of its use to ensure the removal of any errors
in measurement across the frequency spectrum introduced systematically by the sys-
tem itself or the surroundings. Such errors would occur for all measurements, and can
therefore be removed by the characterisation of structures of a known response.
Various strategies exist for calibration, such as the SOLT (short, open, line, thru), LRM
(line, reect, match) or LRRM (line, reect, reect, match). LRM and LRRM are similar,
and require a dierent set of structures to the SOLT method. The main structures used
for calibration are an open circuit, where the probes are usually elevated in the air above a
substrate, a short circuit, where a vertical metallised line shorts the three probes together,
a \thru" structure, which is essentially a short line connecting the two probes directly and
a line of a given length, and a load structure, which is matched to the 50 
 characteristic
impedance of the system. The LRM/LRRM methods do not use an additional line,
relying instead entirely on the modication of the reection characteristics, whilst the
SOLT method requires a known line length with a given signal delay.
The structures are provided by the use of an \Impedance Standard Substrate", provided
by Cascade Microtech, which features trimmed resistors on the load structures.
Due to their generally superior performance, LRM or LRRM calibrations were used in
this work.
5.4.4 S-parameter de-embedding
Measured S-parameters are directly useful for the characterisation of circuits and extrin-
sic devices. The main use of HEMTs, however, is as part of a mm-wave IC, where the
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device geometry does not include the coplanar waveguides [187] required for measuring
an individual device. As a result, the s-parameters measured from the devices featuring
CPW bondpads, shown in Figure 5.8(a) require to have the contribution of the trans-
mission lines removed from the measured S-parameters to more closely correspond to the
extrinsic device itself [188]. This process is known as de-embedding, and it is important
to note that the process removes only the contribution of the waveguides; the contri-
bution of extrinsic device components such as the parasitic resistances should remain
unaected [189]. The de-embedding process occurs after measurement, and is additional
to the essential process of system calibration.
Various techniques exist for de-embedding, by identical techniques to the tting of an
equivalent circuit to the measurements . The eect of the additional waveguide is signal
attenuation, and particularly a phase shift on each parameter, greatly reducing the ex-
trinsic device performance. The line performance may be either modelled, or measured
directly, then subtracted from the S-parameter measurements. A problem, however, is
that the precise line length included in each device measurement is inuenced by probe
placement on the waveguides. Placing the probes at precisely the expected line length
for each measurement is extremely challenging, especially when probes with non-ideal
geometries are used or adjustments are required for optimal contact. To minimise errors
and provide a guide, probe alignment structures are dened lithographically on the bond-
pads during device realisation. Although the use of an autoprober minimises variation
between devices, human error is a major factor.
As a consequence, a useful method is the S-parameter simulation of the waveguides in
software. The line parameters can then be calibrated for a real line of dened length
and deposited metal thickness, dened on the device substrate, yielding an expected line
length for the dened device waveguides. By then incorporating variable-length lines with
this nominal line length from the calibration in the equivalent circuit, the line length can
be incorporated as an additional parameter for optimisation in the equivalent model t.
The placement error can therefore be incorporated into the model on an individual device
basis, whilst retaining a physical basis by calibrating the line length with a known line
length.
All equivalent circuit modelling and manipulation undertaken during this project was
carried out in the Agilent Advanced Design System (ADS) using the method described.
The circuit is shown in Figure 5.8(b).
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5.4.5 Extraction of gures of merit
The de-embedded S-parameters provide key information about the measured device and
the device r.f. gures of merit discussed in Section 3.7.2 can be directly extracted.
The cuto frequency, ft, is most easily found by converting the measured S-parameters
to h-parameters, extracting h21, the current gain, thus [185]:
h21 =
 2s21
(1   s11)(1 + s22) + (s12s21)
(5.15)
Since cuto frequency occurs at unity current gain, by extrapolating the measured h21
to its intercept with the x-axis, the cuto frequency can be found.
A further complication is that in the case of high-performance devices such as the HEMT,
the gures of merit generally occur at frequencies much higher than the measurement
frequency. A degree of extrapolation is therefore required. As a consequence of limited
gain-bandwidth product, current gain decays at a rate of -20 dB/decade, and so can be
easily extrapolated from measured results. An example is shown in Figure 5.9.
The maximum frequency of oscillation is extracted by similar techniques, though the
situation is more complex. The Maximum Available Gain (MAG) is dened as [190]:
MAG =
s21
s12

K +
p
K2   1

(5.16)
Where K, the stability factor is dened as [191]:
K =
1 + js11s22   s12s21j
2   js11j
2   js22j
2
2js21s12j
(5.17)
If K is above unity, the network is unconditionally stable and cannot oscillate. If K is
less than unity, the system may spuriously oscillate given certain load impedances. A
device may therefore have more gain available at some frequencies than others, but may
be unstable. Reliable gain in this region is known as Maximum Stable Gain (MSG) and
represents the maximum gain available without oscillation at that frequency. MSG is
simply dened as
js21j
js12j.
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Chapters 7-9 describe the application of fabrication and characterisation techniques to
the fabrication of short gate length devices within the scope of this project.
1186. Literature Review
As a result of the increasing demand for low noise, high gain MMICs at ever-increasing
operating frequencies, optimising the performance of the HEMT has attracted much
attention. Various aspects of the operation of the HEMT have been investigated by
many groups worldwide, each aiming to improve dierent elements of device operation.
In particular, the main areas widely investigated are the development of gate lithography,
dierent semiconducting materials and their band engineering, the optimisation of para-
sitic equivalent circuit components, the analysis and engineering of surface and materials
eects, and numerous elds investigating reliability.
This review shall attempt to briey outline key progressions in the development of these.
6.1 Gate lithography
Since the operating frequency of a eld-eect device is rstly dominated by its gate length,
for reasons described in Section 3.8, there has been much motivation to reduce the gate
dimensions as much as possible, whilst maintaining the low gate resistance required for
high frequency operation (Section 3.7). As a result, T-gate strategies have generally
been used for HEMTs, combining a short gate length with a large cross-sectional area to
reduce resistance.
Although commercial HEMTs are commonly fabricated by optical stepper, most research
work on gates has concentrated on the use of electron beam lithography, due to the small
feature sizes that are achievable with relative ease, the possibilities of single-step T-gates
aorded by high-voltage operation and design exibility. As a result, as the technological
capabilities of lithography tools have improved, so too have the resulting gate features
and their subsequent devices.
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The rst T-gates were developed for MESFET applications in the late 1970s, following
the work of Wolf [81] and others in determining the role of circuit elements in device
performance, as a means of reducing the gate resistance of a short footprint gate. At the
time, no lift-o procedure existed capable of fabricating a three-dimensional structure
where the upper level had a larger dimension than the supporting structure, and as a
result, various groups used photolithography, layered metals and selective etching of these
in order to produce the rst T-gates. This technique was rst reported by Takahashi et
al in 1976 [192], who used a molybdenum / gold bilayer and selective Mo dry etching to
produce gates with a half-micron footprint, and a larger upper head. The technique was
later rened [193] to produce T-gates with footprints as small as 100 nm, retaining a 1
m gate head. The authors claimed no appreciable damage was caused to the underlying
GaAs channel by the gate process. The technique was later used by dierent groups [194]
for dierent metal compositions to produce similar results. The technique, however, relied
on the precise control of the etch chemistry to ensure the exact lateral etch rate required
for a given gate length was achieved.
An easier method was pioneered in 1980 by Todokoro [195], who developed some of
the rst resist bilayers for sub-micron electron beam lithography. The use of bilayers
for improved metal lift-o had been recently proposed, using a less sensitive resist on
top of a more sensitive one. Todokoro realised that by creating a contrast in solubility
rates between two resists, the more sensitive resist atop a less sensitive one, using careful
development, three dimensional structures of various types could be created using only a
single exposure. By Monte-Carlo simulation and the use of a PMMA/MPR bilayer, the
rst lift-o T-gate structures were created using single-step lithography. The resultant
resist proles were as small as 200 nm with a 700 nm head, whilst lifted-o structures
with footprints of 400 nm were created.
This technique was later rened by Matsumura, et al. [196] using overlay techniques to
expose the more sensitive upper resist with a low dose, and a higher dose to expose only
the central footprint, giving structures as small as 200 nm. This method unlocked the
potential of the lift-o T-gate, allowing short gates with very large overhangs (and thus
very low resistance) to be fabricated. In eect, these two contributions from Todokoro
and Matsumura formed the foundations for all single-step gate lithography that was to
follow.
In particular, eorts by Chao et al [197] led to the development of single-step T-gate pro-
cesses realised in PMMA/P(MMA-MAA) copolymer bilayer and trilayer resist systems.
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This proved to be a very simple and manufacturable process, since the resists did not in-
termix, and many groups subsequently made use of similar processes in the development
of increasingly short gate length III-V FETs. Such a system was, for example, used at
Glasgow for the fabrication of devices with gates as small as 70 nm, and is used by many
groups worldwide, especially for large-scale MMIC fabrication at moderate gate lengths
[198{200].
The problem with the copolymer process proved to be its low sensitivity contrast between
the two resists. As a result, new resist systems were developed using more modern, faster
ebeam resists, taking advantage of the advent of chemically-amplied resists. These were
more sensitive than previous resists, and allowed a large contrast between the chemically-
amplied resist used for the head and a conventional resist used for the foot. Various
groups [159, 201] worked on systems using UVIII or UV113 for the head and PMMA
or ZEP520 as the foot resist, which resulted in gates with very high aspect ratios and a
fast throughput. Very stable, high yield gates, particularly at a 50 nm gate length, have
resulted from this type of process; accordingly, they have been successfully employed in
MMIC fabrication [202]. Although shorter gate lengths have been achieved using this
process [203], these gates have never been successfully incorporated into an active device
process ow, due to the intrinsic mechanical instabilities of such structures.
The drive for shorter gate lengths has therefore required more exotic fabrication tech-
niques, as these simpler lithographic processes have resulted in unstable gates or resist
proles that simply cannot be transferred to metallised structures.
A natural evolution of the PMMA/LOR/UVIII system is the use of a two-step \bi-
lithography" process, aligning the foot to the head using the same single resist stack in
two exposures [204]. This avoids any eect of the head exposure on the foot PMMA, but
requires precise alignment capability. Despite the lithographic improvements, the sub-30
nm foot resist proles generated are non-vertical and have not resulted in lifted-o gates.
This author has achieved similar results in Section 7.3.
The main problems associated with a single-step process involve issues of mechanical
stability of the metallised gate, resist owing and closing of the narrow gap in the resist
as a result of lateral metallisation, discussed in Section 7.3.2. To combat this, a process
was devised by Chen, et al. [205] to use a thin dielectric layer as a mechanical support
for the gate and a means of dening the gate foot, stopping the resist from closing during
evaporation. This allowed metallised gates as small as 30 nm to be fabricated, but was
somewhat damaging to the underlying substrate.
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The diametrically opposite view to the fabrication of T-gates is to separate the foot
denition from the head entirely; a standpoint enabled by the evolution of lithography
tools and their corresponding increasing capacity for accurate lithographic alignment.
The rst two-step method was proposed by Suemitsu, et al. [206], who used a bilayer of
silicon dioxide and silicon nitride to support the gate, etched using a fullerene-enriched
ZEP520 resist layer following from the work of Ishii in nanocomposite resists [207], who
claimed to have achieved increased resist contrast and etch resistance by the incorporation
of fullerenes. This method used the dielectric bilayer as a recess etch mask, then sputtered
tungsten silicide (WSiN) into the etched trench before photolithographically aligning a
larger head feature to the rst, and etching away the remnant tungsten by RIE. This
method produced lattice-matched 30 nm devices with cuto frequencies of 350 GHz.
Suemitsu then went on to research two-step recessing [106] using an InP etch stopper
layer, which was claimed to reduce gate length extension, the kink eect and the inuence
of surface states in general.
This process was further developed by Yamashita, et al. [208] of Fujitsu, Japan, who
used non-fullerene ZEP to etch a silicon dioxide support and an aligned ZEP/PMGI/ZEP
trilayer to form T-gates with dielectric support. This method resulted in very delicate 25
nm gates, but produced devices that retained the record cuto frequency for ve years:
a pseudomorphic device that achieved 562 GHz.
A two-step process based loosely around Suemitsu's approach was also reported in 2006
by Kwang-Seok, et al. [209], using a dielectric redeposition and etch technique to pro-
duce features smaller than was ordinarily possible by regular lithography. By thermally
reowing resist after patterning, or by the conformal deposition of multiple dielectrics
and anisotropic RIE and then sputtering WSiN, 30 nm HEMTs with a cuto frequency
of 425 GHz were achieved.
This group later reported an evolution of their reowing technique, using a plasma-
assisted polymer deposition technique [210]. By controlling the conditions of a CH4=H2
plasma, a polymer may be deposited which is resistant to SF6 etching. By then adjusting
the plasma conditions, the same gas can be used to etch SiO2. Using this technique, the
group was able to fabricate sub-30 nm features, which then had a larger ZEP/UV5
layer aligned. Process uniformity, however, was highly variable, with 20-30 nm features
resulting from a 25 nm desired feature size. Devices with a cuto frequency of 450 GHz
resulted.
In September 2007, this author presented a gate module for robust HEMT fabrication at
122Literature Review Gate lithography
the MNE conference in Copenhagen, reporting the fabrication of robust 22 nm T-gates
incorporating a silicon nitride layer to entirely encapsulate the gate recess, as detailed
in Section 7.4. At the time of presentation, this was the world's shortest gate, with the
expectation that the process could be scaled further. Although functional devices had
been fabricated, the layer structures were unoptimised and the characteristics were poor.
At the MNE conference in Athens in September 2008, improvements to this process were
reported that yielded structures as small as 10 nm, by processes detailed in Section 8.3.
In December 2007, Yeon, et al. reported an evolution of their process, in which the
gate was dened following the gate recess, stopping the lateral spread of metal during
evaporation. This resulted in 15 nm gates, and HEMTs with a record extrapolated cuto
frequency of 610 GHz [87], though the publication contains no details of uniformity.
6.2 Materials Advances
The potential performance of a HEMT is fundamentally determined by the epitaxial layer
structure, and thus the fabrication of devices can be seen as a method of accessing the
transport properties of the underlying semiconductor. The performance of the devices is
therefore a combination of the transport characteristics of the epitaxy, the optimising of
the access regions therein and the appropriate mutual scaling of the epitaxial and device
geometries.
Much attention has been given in the last two decades to the adaptation of HEMT
heterostructures to epitaxial layers exhibiting higher mobility, such that the 2DEG forms
in a high-mobility material. In general terms, this has resulted in the move towards the
incorporation of device channels with increasing indium compositional fractions, resulting
in an evolution of GaAs/AlGaAs heterostructures towards the use of InGaAs/InAlAs
ternaries. As the indium fraction increases, the bandgap of the material decreases towards
that of InAs, resulting in increasing mobility. Accompanying this, however, is a gradual
increase in the lattice constant of the channel layer, resulting in a large mismatch to the
underlying substrate and to the adjacent epitaxial layers. Gallium arsenide substrates
have historically been employed, but shifts towards higher compositional fractions with
larger lattice constants have led to the increased adoption of indium phosphide substrates,
which themselves feature a slightly larger lattice constant than GaAs.
For many years, epitaxial growth technologies proved to generate serious lattice disloca-
tions in non-lattice-matched situations which acted as trapping centres, and as a result,
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lattice-matched HEMTs exhibited the most desirable device characteristics for many
years. As growth techniques, particularly MBE, matured, however, this ceased to be the
case, and the successful incorporation of strain in the device channel led to the growing
performance and popularity of the pseudomorphic channel system. The subject of strain
is addressed in greater depth in Section 3.4.
This fundamental shift has led to the need to engineer both substrates and epitaxy
to accommodate the epitaxial strain induced by the incorporation of increasingly mis-
matched layer structures. As previously described, the solutions generally involve the
careful matching of channel strain in pseudomorphic devices (pHEMTs), lattice matched
solutions (lm-HEMTs), the use of compositionally-graded buers to accommodate lat-
tice mismatch in metamorphic devices (mHEMTs), or some combination of metamorphic
and pseudomorphic devices, where metamorphic buers can be used to provide a \vir-
tual substrate" of widely varying lattice constants as the buer layer for further epitaxy,
allowing the engineering of the channel strain.
As a result of the favourable transport properties of strained InGaAs [40], pseudomorphic
devices on indium phosphide have generally exhibited superior high frequency, low noise
performance in the last two decades, with the majority of the top-performing devices
utilising an InGaAs/InAlAs epitaxial structure on InP. In particular, the 562 GHz Fujitsu
device [208] represented the state of the art for many years, and was based around a
benchmark scaled layer structure on InP.
In 2007, however, this record ft was surpassed [87], and the new 610 GHz device was
based on a metamorphic material system, verifying the maturity of metamorphic growth
techniques. This device used a 75% indium channel grown pseudomorphically on a meta-
morphic buer.
Indium phosphide-based devices remained important, however, with ongoing research
eventually yielding increased ft and fmax.
The ft gure of Yeon, et al. was superseded by Kim and del Alamo, who reported a
30 nm InAs pHEMT with a cuto frequency of 628 GHz [12] in summer 2008, empha-
sising the requirement for optimisation of the epitaxial structure in conjunction with
gate length reduction. This device, similarly to the earlier devices by Yamashita, et al.,
used a silicon dioxide support structure to provide stability for the gate and increase
the foot height. Crucially, the device performance was attributed to the use of a 10 nm
In0:53Ga0:47As/InAs/In0:53Ga0:47As channel, with signicant improvements to mobility.
124Literature Review Materials Advances
A 4 nm barrier layer thickness was also used, yielding very high aspect ratios. Improve-
ments to the scaling of the gate recess were also noted. Each of these is key to overall
device performance, and major developments in each will be covered in this section. In-
terestingly, perhaps the key nding of the work was that the best combination of ft and
fmax was achieved by a 50 nm device, not the shorter 30 nm device, suggesting either the
need for further material scaling or processing problems at very short gate lengths.
Although ft is often regarded as the main gure of merit for r.f. eld eect devices, it
is important to realise that the maximum frequency of oscillation, fmax is also crucially
important, since power gain may be required without corresponding current gain for
many applications. In these terms, devices with fmax exceeding 600 GHz were reported
in the mid-1990s [211] and never exceeded by eld eect devices until 2007, when Lai
et al., of Northrop Grumman, California [212] reported 35 nm InP pHEMTs featuring
extrapolated fmax in excess of 1.1 THz. These devices featured a composite InGaAs/InAs
channel of unreported composition. The performance of these devices was conrmed by
their incorporation into MMIC ampliers demonstrating 18 dB gain at 300 GHz. Whilst
ft impacts linearly on fmax, there are many other factors involved in the optimising of
the maximum oscillation frequency, as described in Section 3.7.2. As a result, devices
exhibiting a large fmax often exhibit an unimpressive ft. In the case of the Grumman
device, an ft of 385GHz was measured; far from industry-leading for a 35 nm device.
6.2.1 Development of Metamorphic Growth Technology
Much eort has been expended on the development of metamorphic growth of HEMTs
since the late 1980s [213, 214], mainly for the purposes of commercialising devices with
high-indium content channels. Although it was moderately routine to realise high-quality
high-indium InAlAs/InGaAs HEMT structures on indium phosphide, wafers are ex-
tremely expensive, fragile and dicult to process, and, perhaps crucially for mass market,
are only currently generally available up to 4" wafer format. Gallium arsenide aords
greater mechanical reliability, lower cost, less fragility and the possibility of using larger
wafers [215].
In addition, metamorphic growth opens up new device possibilities since using purely
lattice-matched or pseudomorphic techniques on either GaAs or InP restricts the in-
dium content of the active layers to prevent extraneous unsatisfactory lattice mismatch.
Pseudomorphic GaAs devices have generally been limited to 0-25% indium, whilst InP
substrates generally preclude the use of indium compositions less than 50% [215]. By
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creating buer layers of various lattice constants, this restriction can be removed, and
virtually any indium concentration can be applied to the channel. This gives a great
degree of freedom in device realisation, and allows the optimising of high frequency gain
with the corresponding drop in breakdown voltage that accompanies an increasing in-
dium compositional fraction. In this way, device active layers can be tailored for their
given application.
In principle, metamorphic growth should allow devices of equal electronic performance to
be grown on GaAs as on InP; however, much of the work on metamorphic buer growth
over the last two decades has focussed on the elimination of lattice dislocations caused
by the growth of materials of mismatched lattice constants. Although engineered strain
is often desirable as a result of increased conduction band discontinuities and electron
velocities and decreased scattering [40], the strain must be managed to prevent lattice
dislocations which induce scattering. Early devices, though operational, were of limited
performance when compared to similar lattice-matched devices, as a result of strain-
induced defects [214]. As a result, most work in metamorphic device technology has
focussed on the development of strain relief buers, and many academic and commercial
research groups worldwide now focus on metamorphic technologies.
Reducing lattice defect density must be done without sacricing surface morphology, such
that modern lithography is not precluded, and r.m.s. surface roughness is a reasonable
measure. InGaAs [216], InGaP [217], InAlGaAs [218], AlGaAsSb [219], and various other
ternaries and quaternaries [198] have been investigated, in addition to the growth tech-
niques employed in their use, whether featuring stepwise or linearly-graded compositions
[220].
Most work [87, 221{225] has used slowly graded compositional fractions leading to a
strain-relaxed (lattice-matched) In0:48Al0:52As nal buer layer for channel growth. Var-
ious studies have also concluded that metamorphic buers appear not to be a huge
concern as regards reliability, in contrast to issues, for example with gate sinking and hot
carrier eects [226{228].
Before the publication of the 15 nm 610 GHz device by Yeon et al. of Seoul University,
the highest ft exhibited by a metamorphic device was 440 GHz [224], achieved at the
University of Glasgow. This device featured a 50 nm gate, suggesting that there may be
performance-limiting factors in the case of the Seoul device. Nevertheless, it is clear that
metamorphic devices have reached a level of maturity at which they may compete with
lattice-matched buer solutions on InP for certain applications.
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6.2.2 Optimisation of the Recess Region
In addition to the scaling of the HEMT's gate length, it is crucially important to main-
tain a favourably large aspect ratio of the gate length to the gate-to-channel distance.
The aspect ratio, as for MOSFETs, is required to be suciently large as to allow the
transconductance of the device to remain high as the gate length is scaled laterally to
maintain eective channel control [229].
This can been achieved in two main ways: either by optimising the gate-channel distance
in the wafer epitaxy, or by using the gate recess to etch the device barrier layer down to
the desired dimensions. A combination of the two approaches is often used.
In addition to maintaining high transconductance, recess depth has also been shown to
signicantly aect output conductance, gate capacitance and noise performance [230].
Much of this, however, is likely aected by the interplay of electron populations in the
various device layers resulting in the formation of parasitic conduction channels with
varying recess depths. As a result, there may be fewer geometrically-related results from
this work than publications may suggest.
As well as controlling the vertical recess depth, much research eort has been expended
on investigating the eects of scaling the recess laterally with respect to the gate. It
has generally been found that shorter recesses produce superior results in terms of high-
frequency performance, with generally higher transconductances [231] and in particular,
less profound kink in the I-V characteristics [232]. As a result, much work has been
done into the investigation and minimisation of the kink eect [75, 76], resulting in its
explanation in terms of surface state density in laterally-etched recess regions, amongst
other phenomena. In particular, for obvious reasons of electric eld, an asymmetric
recess with a short gate-drain recess should theoretically yield optimal results in terms
of electron transport, as has been experimentally veried by various groups [87, 233]. A
more detailed discussion of the eects of recess dimensions on device performance can be
found in Sections 3.6.2, 3.7.1 and 3.8.
Various methods have been adopted to achieve favourable recess proles, split, as for all
etching, into wet and dry selective and non-selective processes. Wet etch recess processes
continue to be the norm in HEMT fabrication as a result of the damage generally induced
by the dry etching of III-V materials, though various dry-etched recess processes have also
been developed. In terms of wet etching, there exist many selective etch processes, which
are most frequently used in modern process ows due to the ability to remove only the
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cap layer without attacking the underlying barrier by the use of an aluminium-selective
process. These are generally based around the use of pH-balanced succinic [234, 235] or
citric [236, 237] acids.
There are also non-selective etch processes, however, which have made use of the \dig-
ital etch" methodology [238]. Digital etches split the oxidation-etching nature of III-V
chemical wet etch processes to oxidise a nite thickness and then remove it, allowing, in
principle, an extremely controllable etch depth. Processes have also been developed to
minimise the lateral etch dimension with such methodologies [239].
6.2.3 Alternative Channel Materials and Designs
Various groups have recently expended considerable research eort into the development
of composite channel devices, notably the devices from Kim, et al. [12] and Lai, et al.,
[212] mentioned previously, which achieved record ft and fmax gures respectively. In
general, there can be various goals in designing composite channels, but all relate to the
combination of the benets of various dierent channel materials, whilst minimising any
drawbacks.
For some groups, the motivation is to develop devices which perform like an InGaAs-
channel device at low bias conditions, but more like a power transistor at high bias
conditions, by forcing \hot" electrons into a wider-bandgap material, such as InP [240{
242]. This has the eect of reducing impact ionisation at high elds, making use of InP's
large high-eld mobility, and preventing eects such as real-space transfer into the buer.
Similar eects have been seen using InGaP as the second channel material [243].
Some work [244] has also been done into the use of multiple channels, each with their own
spacers. The motivation has been to allow high electron density and high mobility, with
low gate leakage and output conductance, but the work has not resulted in particularly
noteworthy performance.
The most common motivation is to further enhance the channel mobility of InGaAs/InAlAs
HEMTs by the use of an InAs/InGaAs composite channel. This approach follows similar
methodology to the InGaAs/InP structure, but using the InGaAs as the wider-bandgap
channel material [245], which acts to reduce the channel impact ionisation. A slightly
dierent approach is to \sandwich" the InAs channel by InGaAs [231, 246], which was
found to reduce strain as well as improve channel transport. In the case of both the
current record devices from Kim, et al. [12] and Lai, et al., [212], an InAs sub-channel
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was used between thin layers of In0:53Ga0:47As to improve the transport properties.
Although the GaAs/AlGaAs and InGaAs/InAlAs material systems are now fairly well-
established, there has, in recent years, been a surge in the development of various other
HEMT materials systems, particularly in the eld of high-power devices, where nitrides
are now becoming dominant. As a result, there has been a great deal of recent develop-
ment into GaN/AlGaN HEMTs, with a corresponding research eort into each element of
the materials system. Although these high-power devices are generally only moderately
high-frequency, there is much less trade-o between the two than for other materials
systems.
In terms of high-frequency performance, antimonide-based material systems have recently
begun to be developed more seriously, with a particular bias towards high-frequency, low
power devices well-suited for mobile RF or CMOS applications. InAs/AlSb/AlGaSb
and InAs/InAlSb/AlGaSb structures have been fabricated [247{249], but the real goal
is moving towards the use of InSb as a channel material, which exhibits the highest
mobility and saturation velocity of any known semiconductor, up to 70000 cm2V 1s 1
at room temperature [250]. Functional InSb/AlInSb devices were reported [251{253] by
Qinetiq and Intel, and, though currently designed with digital applications in mind, are
beginning to report high-frequency performance comparable to the much more mature
InGaAs/InAlAs devices. With increasing technology maturity, it is to be expected that
InSb-based devices should eventually surpass the high-frequency performance of other
materials systems. Interestingly, recent work on compressively-strained InSb [254] has
yielded acceptable p-channel transistors as a consequence of its reasonably high hole
mobility, a promising result for InSb logic applications given the usual absence of a
corresponding p-channel device for the predominantly n-channel III-V devices designed
for CMOS.
6.3 Optimising Device Parasitics
Although not the primary driver in device performance, the parasitic elements of the
HEMT contribute greatly to its overall performance as discussed in some depth in Section
3.7. As a result, a reasonable degree of work has also been undertaken to reduce the eects
of these parasitic elements.
Most work has been done on reducing the access resistances, since both source and drain
resistances impact on high-frequency performance, with a particular emphasis on the
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source resistance, which also acts to reduce extrinsic transconductance. Engineering wafer
epitaxy for low-resistance channel and cap layers, as well as optimising ohmic contacts for
minimum possible contact resistances results in the decrease of these parasitic elements,
but beyond this, there are more fundamental ways of reducing these resistances.
The most obvious way is by reducing the access region dimensions, bringing the ohmic
contacts closer to the intrinsic device region. Until very recently, due to fundamental
limitations of lithography, the primary method of achieving this was to adopt a self-
aligned strategy where the ohmic contacts can be dened using the gate lithography as
a mask, or vice versa.
There are three main self-aligned process ows which have been adopted to achieve lower
access resistances. The rst method involves the use of a sidewall spacer process after gate
denition, whereby an insulating dielectric is deposited over the gate, then subsequently
anisotropically etched and ohmic contacts deposited [176]. This method can be used for
any type of gate, though is more usual for pyramid gates [130, 255, 256] , but requires
many process steps, may not result in a particularly close gate-ohmic spacing for T-gates,
and can aect parasitic capacitances.
The second is the use of the T-gate prole as a shadow mask for the deposition of ohmic
metal, thereby dening the ohmic separation by the length of the gate head. This has
the advantage of simplicity, but is restricted in several ways. The ohmic metal must be
no thicker than the height of the gate foot, the contacts can only be brought as close
as the gate head length, implying an inherent performance trade-o, and there is a very
limited thermal budget following gate denition to prevent deformation of the gate. Such
strategies have been used very successfully [257, 258] to enhance device performance using
a non-annealed ohmic contact method, and this technique has been the most common
method of self-aligning high-frequency HEMTs.
The third method is to reverse the process ow, depositing ohmic metal over the complete
wafer before gate lithography [13]. Gate patterning into a dielectric and subsequent
recess etching can then be used to separate the contacts and achieve a close spacing, as
dened by the lateral recessing. This method has resulted in relatively small gate-ohmic
separations, but is much more involved, limits the techniques available for advanced gate
lithography and is additionally limited by the recess process latitudes, which play a large
part in dening the electric elds in a device.
Beyond minimising the access resistances, little specic work has been done on optimising
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device parasitics. Various process ows acknowledge the eect of processing on parasitic
capacitances [199, 245, 259] and gate resistance but whilst theoretical analysis underlines
the importance of complete parasitic optimisation [4, 81], few groups have focussed on
reducing these. A limited amount of work has been done on the modelling of parasitic
capacitances and gate resistance [260{264] but there has been little experimental work
on the trade-o of parasitic elements, particularly at very short gate lengths.
A great deal of work has been done on parasitic elements associated with bondpads and
circuit elements further from the device intrinsic region. Particularly, the parasitic eects
of gate feeds and airbridges [235, 265{268] have been considered, with some fairly involved
processes for gate feed and pad airbridges resulting. The number of ngers and the layout
used in devices has also been investigated in some depth [230, 261, 269, 270], but this is
an area which begins to impede on microwave circuit design rather than intrinsic device
issues.
6.4 HEMTs in digital applications
The scaling limitations of silicon, particularly the required oxide thickness, have led
to a resurgence of interest in the use of alternative materials in recent years. III-V
channels have clear transport advantages in comparison to silicon, with their extremely
high electron mobility making III-V systems desirable n-type candidates. Until recently,
however, the lack of a suitable native oxide for the unpinning of the Fermi level largely
precluded the use of III-V FETs as MOS devices.
Since the discovery of techniques [271] for the reliable unpinning of the GaAs interface,
various groups have investigated the transformation of the HEMT into a viable logic
device. Of particular note are groups working towards the realisation of III-V MOSFETs
based on HEMTs, where the cap is undoped and an oxide in place on the surface. Consid-
erable research eort has been expended into the establishment of device operation, and
transferring the known high performance of high-indium channels to a MOSFET context
[272]. Early low-indium InGaAs devices have shown promise [14, 15], but realisation of
a suitable oxide on high-indium devices remains immature [16, 17].
Additional to HEMT-based MOSFET work, some groups [11, 250, 273{275] have recently
investigated the use of HEMTs as digital devices in their own right. Though competitive
in terms of gate delay and drive current, particularly when using high-indium channels
and short gate lengths, the key obstacles to HEMT logic remain, inescapably, related
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to the use of a Schottky gate contact. The challenges for HEMTs as logic candidates
therefore remain repeatable threshold voltage control, gate leakage and acceptable sub-
threshold slope [273]. Indeed, it is noteworthy that recent papers on this subject [11, 273]
make use of etching or thermal sinking processes to reduce barrier thickness. Though
these and similar [222, 276, 277] processes may yield enhancement-mode devices, their
repeatability and hence logic suitability is questionable.
6.5 Performance simulation
The simulation of the potential performance of HEMTs has also received some consider-
able eort. Most methods [208, 278{286] have used physics-based Monte Carlo techniques
to reveal carrier transport in the device, though some have used analytical methods [287{
290]. Most work has been done to determine the likely methods of channel transport in
these devices for process iteration, or modelling for circuit design.
Much Monte Carlo simulation work was done by Kalna, et al. at Glasgow [90, 103, 291,
292] to investigate HEMT scaling, with key ndings underscoring the need to minimise
the inuence of parasitics and scaling of the complete device structure, not simply lateral
scaling of the gate.
Some recent work has been undertaken by Ferry, et al. [22, 107, 108] to project the po-
tential ultimate high-frequency performance of In0:75Ga0:25As-channel HEMTs if scaled
using full-band Monte Carlo methods. Using a device structure strikingly similar to that
proposed in later chapters of this thesis, it was shown that HEMTs might be expected
to achieve up to 2.9 THz cuto frequencies. It is noteworthy that these models reect
a partial picture of the devices, incorporating axial source and drain resistances, but
excluding contact or gate resistances, any parasitic capacitance and leakage eects. As a
result, this cannot be regarded as an achievable gure. The work, however, underscored
the need for reduced source-drain separations in both reducing access resistances and en-
hancing the electric eld, and particularly in scaling the barrier thickness proportionally
to the gate length.
6.6 Summary
This chapter has reviewed the current state of HEMT-related research, covering fabrication-
driven aspects such as approaches to gate lithography, eorts in improving the materials
systems by a variety of approaches, optimisation of the device geometry and reduction
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of parasitic contributions. Current approaches to device design have been discussed, in
addition to the recent particular interest in HEMTs and HEMT-based MOSFETs for
digital applications. To conclude, the potential performance estimates drawn from simu-
lations of HEMT structures was discussed. The work described in Chapters 7-9 is based
on the foundational work of this preceding research.
1337. Development of sub-25 nm HEMT
processes
7.1 Introduction
Chapter 3 has reviewed the principles underlying HEMT operation, and has highlighted
the performance benets associated with the reduction of the physical dimensions of the
intrinsic region of a device, assuming the performance is not deteriorated by parasitic
eects or incorrect scaling.
Chapter 4 has outlined the techniques available for the fabrication of nanoscale structures
on semiconductors.
This chapter describes the application of these processes to the development of gate
modules for the fabrication of HEMTs with critical dimensions as small as 10 nm. The
processes developed had the aim of robust fabrication with the simultaneous reduction
of parasitic device components.
7.2 Single-step gate processes at Glasgow
The standard method for T-Gate denition, as discussed in Section 4.6, is to use several
layers of resist in a single exposure, such that a more sensitive top resist is more exposed
than an underlying, less sensitive resist, giving a T-shaped prole in the resist bilayer.
Much work has been carried out at Glasgow in the past on the development of short-
gate length T-gates. MESFET [293, 294] work in the late 1980-90s made use of the
bilayer/trilayer PMMA/P(MMA-MAA) copolymer processes [295], whilst HEMTs as
small as 80 nm were fabricated using a copolymer process [296].
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In order to fabricate devices at shorter gate lengths, a multi-layer stack of resists com-
prising very high sensitivity ratios was used; principally a base layer of PMMA to dene
the gate foot and a layer of the high-sensitivity CAR, UVIII, to dene the gate head
[159, 297{299]. A layer of aluminium was initially used to separate the two resists to
prevent intermixing, though this was later replaced with LOR resist [203], which allowed
greater processing exibility.
This resist stack was used extensively to routinely fabricate devices as small as 50 nm
[300{302] using a Leica EBPG-5HR electron beam lithography tool with a minimum spot
size of around 11 nm. Structures as small as 30-40 nm were further realised on planar
bulk GaAs [203]. Smaller gates were more reliably fabricated using this resist stack when
a dielectric mechanical support layer [205, 303] was added above the gate foot, where the
gate foot was used for the dry etching of silicon nitride or silicon dioxide, followed by
recess etching of the cap layer and metallisation.
A bi-lithography strategy [303, 304], discussed in further depth in the coming sections,
was also investigated [204], and simulations suggested the possibility of fabricating smaller
structures using this technique.
By a combination of the bi-lithography and dielectric support processes, gates as small
as 25 nm have been fabricated. Functional HEMTs, however, were never fabricated.
7.3 Fundamental lithographic limitations
There are several fundamental issues in dening T-gates with critical geometries below
30 nm using a single lithography step and multiple thick resist layers of diering contrast.
As discussed in Section 4.3.2, electron scattering eects dominate the denition of small
patterns in resist by electron beam lithography.
Single-step T-gate processes use thick layers of resist, required to dene the head of the
gate, as described in Section 4.6. As a result of forward scattering eects, the spot size
at the foot resist is considerably enlarged.
Consequently, whilst single-step processes will benet from electron beam lithography
systems with smaller spot sizes, scattering will, regardless, necessarily dominate the
ultimate feature size produced.
To illustrate, the Monte Carlo simulation package, CASINO [305], was used to simulate
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the scattering of 1000 incident electrons accelerated from 100 kV during the exposure of
a resist bilayer of 50 nm and 300 nm PMMA. These resist thicknesses are similar to the
PMMA/LOR/UVIII stack used for T-gate fabrication at Glasgow. As shown in Figure
7.1, even with an incident spot size of 4 nm, scattering eects produce electron exposure
over a spot diameter of greater than 100 nm at the substrate, with the highest density
within 30 nm of the centre.
Figure 7.1: CASINO Monte Carlo simulation of the exposure of a single-pixel feature using
a 4 nm spot at 100 kV in a composite bilayer T-gate resist.
As a consequence, it is to be expected that as lithography tools with smaller spot sizes
are employed, forward scattering eects will account for an increasing fraction of the
total exposure.
The Vistec VB6-UHR-EWF used in this project has a minimum spot size of approx-
imately 4 nm, and is generally run at an accelerating voltage of 100 kV. As such, it
represents one of the highest resolution commercial lithography tools available at present
and an excellent platform with which to investigate the issues surrounding short gate
length transistor fabrication.
A single-step T-gate exposure requires that the gate head and foot receive dierent
doses, such that the dose to expose the gate head is insucient to expose the foot,
whilst the foot is exposed using a much higher dose by exposure through the gate head
resist. The standard method for this exposure is generally the use of a \conditional
gure assignment" (CFA) process, similar to that used to assign doses in proximity eect
correction. The areas of the shape to be assigned dierent doses are assigned dierent
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layers in the pattern le, though, alternatively, the dose assignment can also be achieved
by feature size sorting. Each layer is then assigned a dose multiplier. The layers therefore
receive a relative dose in ratio to their dose multipliers as a factor of the base exposure
dose. The CFA step is incorporated into the pattern at fracture stage.
During exposure, the beam is stepped around the pattern area and the dwell times
calculated using the relative doses dened by CFA. As a consequence, the complete
shape with its multiple doses is exposed in a single step within a eld. This method
ensures that there is negligible drift of the stage and avoids the need to align one dose
region to the other.
Figure 7.2: Designed layout of a single-step T-gate structure. The gate feed structure is
also shown.
As a consequence, therefore, the T-gate is dened in the pattern le as a short area
dened on one layer for the foot, and a larger area for the gate head. The general layout
is shown in Figure 7.2. The foot length of the gate will then be determined by the
dimensions of the central line (light grey), whilst the length of the gate head, which can
be separately controlled, is determined by the dimensions of the larger shape. As a result,
the foot length can be varied independently from the head length. The foot exposure will
therefore be a factor of both the drawn dimensions of the central line and the dominant
electron scattering processes.
The smallest gate lengths are achieved using a single-pixel line, where the beam is not
stepped along the gate length, only along its width. The number of beam steps contained
within a shape is specied by the beam step size, which is determined in software prior
to exposure and, together with the exposure dose, determines the frequency at which the
pattern generator is required to run. It is noteworthy that the beam step size can be
dened independently from the spot size. As a result, spots may be set to overlap to a
greater or lesser extent, or not at all. In the extreme case, where the beam step size is
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In the case of multiple-pixel exposures such as that of Figure 7.4, the exposure Gaussians
for the two pixels overlap within the central exposure region, creating a more even energy
distribution across the foot exposure, with the energy distribution of a single Gaussian
deposited in the adjacent regions to the patterned area. An increased energy density
is hence deposited in the central region of the gate feature with respect to that of the
adjacent, nominally-unexposed regions, resulting in superior contrast.
As a consequence, it is reasonable to conclude that single-step gate processes remain a
lithographically viable solution for gate features on the order of 30 nm, where relatively
large exposure areas are used, either by the use of multiple pixels or larger spot sizes. As
exposure areas shrink, however, scattering eects become increasingly dominant, chal-
lenging the viability of these processes for high-yield fabrication.
7.3.1 Bi-lithography strategies
One strategy previously employed [204, 304] to counteract the scattering problems asso-
ciated with single-step gate exposures is the use of two separate exposures to dene the
gate head and foot. By this process, the gate head area is exposed and developed, with
no exposure of the gate foot at all. Given the relative resist sensitivities, the foot should
remain unexposed at the head doses used. With the head resist removed in the exposure
area, the sample is then re-loaded into the lithography tool, and the foot exposure carried
out, requiring excellent lithographic alignment.
As a result of the two steps, electrons exposing the gate foot do not suer from the extreme
forward scattering imposed by the thick head resist; instead incurring only scattering from
the thin gate foot. The foot can then be developed as usual.
This strategy was attempted using the 4 nm spot on the Vistec VB6, using the same
development times as previously for doses of 2200-101000 Ccm 2. At doses around
20000 Ccm 2, gate lengths around 30 nm were produced, as shown in Figure 7.5.
The resulting contrast is superior to the standard single-step processes of Figure 7.3,
though the foot prole remains far from vertical. There are likely to be several reasons
for this.
Firstly, the doses involved are considerably higher than those required for the single-pixel
standard process, since, as a result of the reduced scattering, exposure remains conned
to a smaller area. As a result of the long dwell times, therefore, considerable energy will
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realised.
Evaporation lling issues and mechanical stability
One of the primary issues with reduced foot lengths is the resultant increase in resist
aspect ratio, which poses serious problems for eective metallisation. As the gate metal
is evaporated, the metal builds up laterally over the resist feature, as for any evaporated
structure. The problem is outlined in Figure 7.6.
Incident metal ￿ux
Figure 7.6: Schematic showing the process of pyramid gate formation during evaporation.
In the extreme case, which becomes more probable for increased aspect ratios, the metal
deposited on the resist extends laterally by more than half the feature size before the
desired metal thickness has been deposited in the exposed area. As a result, the exposed
region actually receives a thinner metallisation than expected after lifto, with a non-
uniform prole across the length of the feature. As a result, lifted-o features in general
have tapered edges. For increasingly short features, the obvious conclusion is that for
high-aspect features, the metallised prole is likely to be dominated by the tapering
regions, perhaps entirely. Short gates therefore frequently have a triangular cross-section,
and are often termed \pyramid gates". The rate of lateral extension, unfortunately,
is a factor of metallic grain size, mobility of the deposited metal in the evaporation
environment and the incidence conditions. The metallised thickness and uniformity for
high aspect ratio short features is hence extremely unreliable.
In the case of a T-gate resist stack, the problem is compounded since the metal is re-
quired to ll the foot resist to its complete thickness to allow connection to the gate
head. Additionally, high aspect ratios in the foot are desirable to minimise parasitic gate
capacitances from the large overhanging gate head, whilst etching the recess using the
gate resist further increases the eective aspect ratio. If the combined aspect ratio is too
high, the problem illustrated in Figure 7.6 can occur, disconnecting the gate foot from
the head.
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The problem remains severe even if the foot remains electrically connected to the head.
The foot is required to remain robust enough to support the bulk of the gate head, whilst
the top of the foot feature will be considerably less than its designed gate length as a
consequence of the high-aspect lling issue. A gate foot which tapers too severely may
hence be too short to support the bulk, and collapse during lift-o, regardless of its
electrical continuity.
Various strategies [205, 306] have been developed to tackle this problem, mainly using
dielectric support structures to support the gate head as the foot necessarily becomes
increasingly tapered as its aspect ratio is increased. These processes generally make use
of an RIE step to etch silicon dioxide or silicon nitride, adding complexity, whilst the
exposure and evaporation processes may still be fragile or low-yield. The alternative to
this approach is to sputter the gate metal, guaranteeing metal lling, since a sputter
process is conformal, as outlined in Section 4.5.2. Sputtering, however, also potentially
introduces damage to the underlying epitaxy.
Gate length extension
Using the gate resist to dene the recess introduces a further problem in addition to
exacerbation of the aspect ratio problem. After the recess step, an air gap exists under
the evaporation mask, introducing shadowing eects as the metal ux deects around
the resist. As a consequence, the metallised feature physically extends under the resist
mask, causing further prole tapering and, crucially, extending the gate length.
The eect is thought to contribute around 10 nm to the gate length of a 40-50 nm gate
prole, requiring the realised gate resist prole to be smaller than the desired gate length
[203]. The eect, however, will geometrically depend on the cap thickness; thinner caps
will yield lower extension since the ux will deect less into a smaller area. Regardless
of the cap thickness, the eect is increasingly important at reduced lengths and may
represent the minimum achievable gate length using this process.
7.4 Development of a two-step gate methodology
Surmounting these problems implies the development of a solution that circumvents the
core issues. A solution is required which allows the optimum feature resolution to be
achieved, without compromising the mechanical stability of the gate.
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Achieving minimum feature size in resist requires the minimisation of scattering processes,
primarily by thinning the resist; a strategy ideologically at odds with the single-step T-
gate concept.
As a consequence, a two-step approach was developed to exploit the desirable resolu-
tion and contrast inherent to thin, single layer resist without incurring the mechanical
instability and extension problems of single-step processes. Abandoning a single-step
process additionally removes the most severe processing requirements of developer and
resist compatibility, allowing optimal processes to be used.
As a result, a process was devised for the fabrication of extremely short gate features
in a thin layer of resist, which is then transferred to a thin layer of silicon nitride. In a
second lithographic step, a conventional T-gate structure is used to dene the gate head
and aligned to the gate foot, providing the bulk of the gate volume.
The process ow is outlined in Figure 7.7.
Figure 7.7: Process methodology for the development of sub-25 nm gates.
The move to this two-step strategy has several benets:
 Firstly, it allows the use of optimally thin resist, minimising the lithographic limita-
tions, and allowing the full potential of a next-generation tool to be exploited. The
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pattern is then transferred to the silicon nitride using a low-damage RIE process.
 Using this process, the gate foot can be metallised separately from the gate head,
circumventing the evaporation problems of high-aspect ratio features.
 Issues of mechanical stability are circumvented since the dielectric supports the
gate bulk and the complete foot feature becomes metallised.
 The gate foot metallisation is constrained during evaporation by the silicon nitride
sidewalls. There is therefore no air gap into which the evaporant metal ux can
spread, minimising the feature size to that actually dened. In addition, the use
of a dielectric pattern denition layer reduces the eects of resist owing during
evaporation.
 By performing the gate lithography after recessing, the complete recess trench is
encapsulated in silicon nitride, conformally deposited at room temperature using
ICP-CVD. The surface is thus protected from the ambient environment, a process
often known as \passivation", frequently omitted from short gate-length research.
Silicon nitride is ideal for this purpose, since it is an eective encapsulant of low
permeability, can be deposited at room temperatures with minimal surface damage
and easily removed in low-damage anisotropic dry etch processes.
 The upper lithographic level provides the bulk of the gate volume. The upper
level is formed using a traditional single-step gate process to produce a double-
tiered T-gate structure. This allows a large gate bulk to be realised, but with the
gate bulk elevated as far from the surface as possible to reduce capacitance whilst
maintaining mechanical stability. The upper level can then be lifted-o separately
from the foot, resulting in complete metallisation of the double structure.
 All gate dimensions can be individually controlled.
7.4.1 Selection of gate resist
When considering the choice of resist for ultra-high resolution lithography and subsequent
dry etching, four factors are of key signicance; the ultimate resolution limits of the resist,
the contrast achievable between developed and undeveloped areas (sidewall steepness),
dry etch resistance and lack of damage to the underlying surface. Since the intention is
to create as short an etched feature as possible, it is critical that the resist is capable of
transferring that pattern optimally to the underlying area by maintaining its originally
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developed features for the duration of the etch. As a result, the chosen resist must exhibit
good resistance to the etch chemistry used, and the contrast must be as high as possible.
The most common high-resolution positive electron beam resist is PMMA, which has
been reported to exhibit sub-10nm feature sizes [149, 307, 308] on silicon. As discussed
in Section 4.3.2, however, it has poor dry etch resistance, and contrast can become poor
at very small feature sizes.
Experiments were also carried out on PMMA using thin lms, short development times,
dilute developer, low-temperature development and ultrasonic agitation; all of which are
claimed to improve achievable resolution [147, 307{310]. Despite these approaches, it
proved impossible to reliably fabricate PMMA trenches of less than 25 nm on GaAs
under any developer conditions at any dose using a single-pixel 4 nm spot. Therefore,
also considering its poor etch resistance, PMMA was deemed inappropriate for the gate
foot application.
The smallest feature sizes have been achieved using HSQ (hydrogen silesquioxane), with
5 nm features reported on silicon and diamond substrates [155, 311]. In addition, HSQ
has excellent dry etch resistance; however, it is a negative resist, requiring a much greater
area to be written to pattern the substrate, and, being similar in nature to silicon dioxide
post-development, is impossible to remove in solvents. Since this process requires a trench
to be created in silicon nitride and the resist then removed leaving only the gate metal
and dielectric, HSQ is unsuitable for use in the proposed gate strategy, though it was
successfully employed to create 30 nm T-gates [312].
ZEP520A is a high-resolution positive-tone electron beam resist which exhibits excellent
contrast and superior dry etch resistance, whilst features as small as 10 nm [154] have
previously been reported. Methods for its removal in solvent exist, and it seems the ideal
candidate resist for this application.
A single-pixel dose test was performed with the minimum spot size using a 100 nm-thick
layer of ZEP520A spun on a planar GaAs substrate and developed in o-xylene.
Even for such a relatively thick lm, it was possible to dene sub-25nm features, as in
Figure 7.8. Extremely high contrast was also achieved; an ideal result for its use as a dry
etch mask for the silicon nitride layer.
Consequently, ZEP520A was chosen to dene the gate foot layer. Its considerable promise
for use in dening smaller features is also noteworthy.
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resist required to etch it must also be thicker; detrimental to the achievement of minimal
feature sizes as discussed. As a result, there exists a trade-o between gate capacitance
and gate length.
Substrate InAlAs Barrier
10-15 nm
22 nm
Variable
300 nm
50 nm
Doped InGaAs cap
Distributed gate 
capacitance
Figure 7.9: Schematic of capacitances arising from gate geometry.
The deposited dielectric layer is variable using this scheme. A silicon dioxide layer would
yield a lower dielectric constant (3.9 for SiO2 versus 7.5 for Si3N4 at room temperature)
and hence reduced parasitic capacitances, but it is more dicult to deposit and etch in a
damage-free manner. Silicon nitride is accordingly a more obviously suitable candidate
dielectric for exploratory experiments.
Processes for the low-damage etching of silicon nitride were previously in existence for
sidewall spacer etching for self-aligned III-V MOSFETs. SF6 etches silicon nitride, but is
relatively isotropic, creating non-vertical structures. The addition of nitrogen [256] intro-
duces anisotropy, yielding vertical sidewalls. The process had been extensively studied
[256] for the eects of pressure and particularly forward RF power and d.c. bias on the
sheet resistance of GaAs MOSFET material, similar to the HEMT material used for this
work, and shown to be eectively undamaging for RF powers of 20W or less.
Plasma-induced damage
These processes, since already well-established, were selected for further analysis on
HEMT material to be used for the denition of short gate-length devices.
It was crucial to establish their suitability for the purpose of deposition and etching of
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silicon nitride on the sensitive InAlAs barrier surface without causing serious damage
to the device material. Characterisation cells were fabricated on HEMT material, and
300 nm of silicon nitride was deposited at room temperature using the ICP process, far
thicker than required for the gate process. A thinner deposition and etch would require
far less exposure to the plasma so the thicker lm deposition and etching represents the
processing extreme.
The lm was then removed using an unmasked \blanket" SF6=N2 process using reec-
tometry to determine the etch termination point.
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Figure 7.10: Transport measurements obtained from van der Pauw technique on capped
HEMT material (In0:8Ga0:2As channel) during processing of a 300 nm silicon
nitride lm.
The van der Pauw technique was used to measure mobility and sheet carrier concentration
before and after deposition and etching of the 300 nm lm. Three samples were processed
in parallel to allow a general trend to be drawn from the measurements. The results are
shown in Figure 7.10. It is interesting to note that mobility drops by around 10% following
lm deposition, whilst sheet electron density increases by around 15%.
Following etching of the lm, however, both values return to around their pre-deposition
values. The mechanism for the transport changes will be discussed in a later section,
and is not fully known. Since the modications occur only whilst the lm is in place,
returning to the original values following its removal, it is reasonable to conclude that
the eect is a consequence of a modication of the semiconductor surface itself, rather
than any damage-related mechanism.
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Equally importantly, the values indicate that neither deposition nor etching processes
intrinsically damage the underlying material: an indication of their suitability for use in
device processing where the cap remains in place.
The proposed process ow, however, requires silicon nitride to be deposited both on the
InAlAs barrier and the capped InGaAs as shown in Figure 7.9. As a result, it is equally
important to determine any damage incurred on the recessed surface as a result of the
deposition process.
In order to investigate these eects on the recessed surface, realistic thicknesses from
10-100 nm of silicon nitride were deposited onto recessed van der Pauw structures, where
the cap layer has been selectively etched in succinic acid to expose the InAlAs barrier.
Prior to silicon nitride deposition, the electrical properties of the material were measured.
Changes in mobility, sheet electron concentration and sheet resistance were then calcu-
lated from their initial values. The transport measurements were then compiled against
lm thickness and any trends investigated. The results are shown in Figure 7.11.
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Figure 7.11: Changes in transport metrics following deposition of various silicon nitride
lm thicknesses on recessed van der Pauw structures.
Across the complete spread of deposited thicknesses, in contrast to the scenario on capped
material, an enhancement in sheet electron concentration occurs, with a corresponding
drop in sheet resistance, but there is no signicant decrease in mobility. Though slight
peaks are noticeable at 10-20 nm lms, and the general trend is for slightly reduced
enhancement with decreasing lm thickness, the overall picture is a 5-10 % increase in
electron density with eectively zero change in mobility.
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The result is signicant. These changes are consistent with a reduction of the surface
potential in the gate recess region immediately adjacent to the gate, implying lling,
passivation or other modication of the surface states, both in InGaAs and InAlAs. In
the case of InAlAs, population enhancement has occurred with no net loss in trans-
port eciency. This in particular has implications for the device performance, where
increased electron density implies improved drain current, with a potentially enhanced
transconductance if the device's pincho characteristics remain unchanged.
In addition, any passivating eect on the surface states immediately adjacent to the gate
is immensely signicant, since, as discussed in Section 3.6.2, surface states are thought
to play a major role in the kink eect, as well as eectively extending the gate length
[106].
As a consequence, since the recessed region is very signicant in determining HEMT
transport, it appears that the eects of deposition will predominantly be to improve
transport, eectively reducing channel resistance.
Silicon nitride etching
Since the SF6=N2 process [256] was conrmed to be undamaging, it was a suitable can-
didate for pattern transfer of the sub-25 nm gate foot into the deposited silicon nitride
layer.
The ZEP520A resist lm previously used was 100 nm thick. Taking into consideration
the transport enhancement gures noted in Figure 7.11, it was decided to etch the gate
foot into a 50 nm-thick silicon nitride layer. The reasoning was two-fold; 50 nm represents
an optimal point where mobility is least aected but electron density is enhanced, and a
50 nm lm can be etched using a 100 nm-thick resist mask.
50 nm of silicon nitride was therefore deposited on a bulk GaAs sample by ICP-CVD,
and 100 nm of ZEP520A spun on top. Single-pixel lines were then exposed in the resist
using the 4 nm spot as previously, and the dose varied across a grating of lines from 1700-
7000 Ccm 2. The sample was then exposed to an SF6=N2 etch chemistry for varying
times.
Etching very small features requires longer than large areas, since the reactant gases
have limited capacity for diusion at the surface. As a consequence, \over-etching" is
required past the apparent end-point of the etch process as determined by reectometry.
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Figure 7.13: Variation of dimensions of resist mask and etched trench in silicon nitride
with exposure dose following 4m 45s etch time.
Metallisation
It is clear from Figure 7.12 that for all SF6=N2 etch times, some residual ZEP520A
remains; the resist is not completely eroded during the etch process. As a consequence,
it is conceivable to use the remaining resist as a mask for the lift-o of an evaporated metal
recipe to comprise the gate foot. Since one major problem with evaporating short gate
length, high aspect metallisations is complete lling of the evaporant metal, metallising
the gate foot separately circumvents a major fabrication issue.
Though conceptually ideal, some problems persisted; ZEP520A is infrequently used as
a lift-o mask and in comparison to PMMA is much harder to strip in solvent [201],
though it remains soluble, unlike a negative resist. Unfortunately, as with most resists,
use as a plasma etch mask induces polymerisation, further reducing solubility. As a
consequence, ZEP520A becomes increasingly dicult to remove after the silicon nitride
etch completion.
Stripping in acetone has historically proved unreliable, requiring an overnight soak. As
a consequence of its removal diculties in acetone, previously ZEP has been removed
using an oxygen plasma etch. Neither solution is ideal, since the resist must be removed
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completely without inducing any damage to the sensitive barrier. In addition, a process-
compatible solvent was required to enable ZEP520A as a useful resist for gate foot lift-o
to enable the envisaged process ow.
Various solvent and agitation combinations were investigated on etched silicon nitride/resist
samples for removal of the resist.
Firstly, the sample was soaked overnight in hot (50C) acetone and inspected. A second
sample was placed in an ultrasonic bath in hot acetone for 20 minutes. It was found that
neither treatment completely removed the resist, leaving attached sections around the
etched areas. Literature [315, 316] suggested the use of a commercial remover, Microposit
1165, which is an aggressive solvent blend based around n-methyl-pyrrolidone, but which
is acetone-free [317]. The same samples were placed in hot Microposit 1165 remover for
identical overnight and ultrasonic treatments as pursued for acetone removal, rinsed in
de-ionised water, then inspected again.
The samples showed further resist removal, with areas of complete removal, but adjacent
areas where partially-removed resist appeared to have re-adhered to the substrate.
Figure 7.14: Prole resulting from lift-o of 15nm Ti / 15 nm Pt / 15 nm Au evaporated
metallisation into 50 nm deep SF6=N2-etched silicon nitride trench. The
resultant structure is virtually planar.
Two new samples were soaked in Microposit 1165, without the prior acetone treatment,
then inspected. Samples subjected to both a short one-hour soak in hot Microposit 1165
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and to a 20-minute ultrasonic soak showed complete removal of the ZEP520A. Shorter
times later proved to also completely remove the resist. Since samples previously exposed
to acetone were unaected by exposure to Microposit 1165 remover, it was concluded
that the acetone had an eect akin to cross-linking on sections of the resist, exacerbating
problems with their removal. As a result, exposure to Microposit 1165 remover alone
proved an eective method for stripping ZEP following RIE.
Since an eective solvent removal method had been found, the use of lift-o processes
was enabled. A thin gate metallisation of 15 nm titanium / 15 nm platinum / 15 nm
gold was evaporated into an etched 22 nm trench in 50 nm-thick silicon nitride and lifted
o in Microposit 1165. The resultant prole is shown in Figure 7.14. As is clear from
the gure, the substrate is left virtually planar with complete removal of the resist. In
addition, problems metallising the high-aspect ratio feature appear to have been resolved
and the trench is completely lled by the evaporated metal, though the characteristic
taper discussed in Section 7.3.2 remains.
The process appears to have eliminated the metallisation issues of short-gate length
fabrication: disconnection from the upper structure, feature spreading during evaporation
and mechanical instability. The foot denition further provides a virtually planar surface
for the upper gate lithography.
7.4.3 Upper gate lithography
As previously described, the upper gate level was envisioned as comprising a single-step
T-gate process as previously fabricated in the department. The PMMA/LOR/UVIII
system [203] provides great exibility in lithography for this type of structure, and so
was chosen to realise the upper level.
The purpose of the upper gate was to contain the bulk of the gate cross-sectional area,
whilst presenting a minimal footprint on top of the etched silicon nitride as shown in Fig-
ure 7.14 and elevating the gate bulk as high as is mechanically feasible. The combination
of a short footprint and high gate head should result in reduced parasitic capacitances,
shown in Figure 7.9.
A compromise was selected where the footprint could be minimised, whilst remaining a
feasible lithographic prospect in relatively thick PMMA, realising the elevated gate head.
A further consideration is that the upper level must be aligned to the lower etched level
with relative margin for misalignment. In order to achieve these requirements, a 70 nm
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single-step process was selected. This was dened as a double-pixel exposure of a 10 nm
designed \foot" using a 5 nm beam step size. The upper \head" was initially dened as
300 nm long.
A trilayer of 100 nm 8% 2010 PMMA / 50 nm (1:4) LOR / 300 nm 58% UVIII was spun
on planar bulk GaAs and exposed at a range of doses up to 6000 Ccm 2. The sample
was then plasma ashed for 60 s at 40 W.
The sample was then cleaved and sputtered for cross-sectional investigation by SEM. The
doses were then characterised and the resultant foot dimensions measured. A foot dose
of 4200 Ccm 2 gave a 70 nm footprint in 100 nm-thick resist, meeting the upper gate
requirements specied.
7.4.4 Alignment
The gate strategy chosen relies on the excellent alignment capability of modern electron
beam lithography tools. As a result, determining the actual capabilities of the system
was crucial to the successful realisation of structures by the processes envisaged.
Alignment accuracy is determined by the methodology used to measure the position of
the rst lithographic level and the errors in that process. As discussed in Section 4.6.1,
metallised or etched markers are generally used to provide known points from a prior
lithographic steps to which subsequent levels can be aligned. The usual method for
locating these markers, and the method employed in the VB6 is a \mark locate" strategy
which aims to nd the edges of the previously dened marker.
The electron beam is scanned over the expected marker location, previously dened in
software and the backscattered electron detector is used to form a prole of the backscat-
tered electrons across the marker [142]. In the case of metallised markers formed from
dense metals, electrons are increasingly backscattered relative to the background sub-
strate level. As a consequence, the prole formed shows the marker position as a region
of increased backscatter intensity. In the case of etched markers, spikes in backscatter
intensity occur at the etched edges. These proles are illustrated in Figure 7.15.
In conjunction with the stage positions at the edges of these dierential intensity regions,
the marker positions can be determined, but are strongly inuenced by errors in the
specied or actual marker dimensions or position errors. Such inaccuracy can arise as
a consequence of substrate tilt or rotation, and hence propagate into the next level of
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Figure 11.2: Mark types and their detector signals. 
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Vectorbeam Operator Manual 
Figure 7.15: Backscatter proles used in EBL mark locate routines. Adapted from VB6
operator manual [142].
lithography as misalignments to the rst level. The inaccuracy is exacerbated over large
marker separations, and areas outwith the marker-bounded areas exhibit deteriorated
alignment. The use of one marker in each corner is usual, though it is possible to use
fewer.
To minimise these eects \cell" alignment strategies can be used, where an initial \global"
alignment is performed as previously over a large substrate area, with a subsequent align-
ment performed over a smaller area, with correspondingly smaller marker separations and
smaller markers. The positions of the markers are consequently subject to reduced errors
from sample orientation and stage position, allowing their positions to be determined
more precisely.
Consequently, cell alignment strategies generally yield improved alignment, but require
additional time.
To measure the practical alignment capability of the system, a 15 mm  15 mm sample
was written with both global and cell markers dened in 20 nm titanium / 130 nm
gold. Nine cells were spaced evenly across the sample, with each cell comprising a 3 mm
 3 mm area with a block of markers in each corner. Global markers were 20 m 
20 m as for the standard HEMT process ow (Section 4.6), whilst cell markers were
4 m  4 m. On the same level, the rst gratings of several small verniers were also
written. The vernier technique relies on a sequence of deliberate misalignment, whereby
the two aligned exposures determine the deviation from the ideal, hence the alignment
accuracy. Verniers with grating osets of 5, 10 and 20 nm were dened, with several
sets of verniers placed in the global alignment area at even spacings across the sample,
allowing any eects of substrate bowing, sample atness and rotation to be determined.
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Several sets of verniers were also placed inside each cell, spaced evenly across the cell
area.
The second level of the verniers was then dened in a 4% 2010 / 2.5% 2041 PMMA
bilayer and examined both optically and by SEM, as shown in Figures and 7.16 and 7.17.
Looking rstly at the global alignment verniers, alignment appeared to be better in the
x-direction than in the y-direction. This was expected, since the beam had previously
been determined to have an instability in the y-orientation which was not present in its
x-axis; an instability attributed to seismic or electromagnetic interference. The global
alignment accuracy measured using the verniers was around 40-50 nm in x, and as poor
as 100-120 nm in y.
The cell alignment accuracy proved to be similarly better in the x-axis. Alignment in
the x-direction was shown to be 15-20 nm as measured optically and by SEM, whilst y-
alignment was somewhat poorer, around 30-35 nm. These measurements were repeatable
and uniform across the sample area.
Given the requirement of the gate process for the alignment of features on the order of
20 nm to the centre of features on the order of 60-70 nm, a 35-40 nm misalignment was
unsatisfactory, since shorting of the gate foot to the cap or disconnection of the gate
head could result. Consequently, global alignment alone was insucient. Cell-aligned
y-alignment also remained insucient. The most viable alignment strategy for the new
gate process was therefore to capitalise on the x-alignment capability possible via cell
alignment strategies.
As a consequence of this analysis of the alignment capabilities of the lithography tool,
the decision was taken to use cell alignment techniques, with critical geometries (gate
and recess) aligned along the x-axis.
7.4.5 Complete gates and resistance measurements
Complete 22 nm gates were fabricated on a planar GaAs substrate to determine the
eectiveness of the gate process in producing robust short gates. Since the prime motiva-
tion for T-gate fabrication is resistance reduction whilst maintaining a short gate length,
structures capable of probing for measurement were dened.
Markers identical to those described in the alignment test setup were dened in a rst
lithographic step. 50 nm of silicon nitride was then deposited and a 100 nm layer of
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(a) Optical 10 nm (b) Optical 5 nm
(c) SEM 10 nm (d) SEM 5 nm
Figure 7.16: X-alignment verniers for cell-aligned region. Each period is an alignment
step of the indicated oset, hence the aligned bars marked by arrows indicate
alignment of 15-20 nm.
(a) Optical 10 nm (b) Optical 5 nm
(c) SEM 20 nm (d) SEM 10 nm
Figure 7.17: Y-alignment verniers for cell-aligned region, indicating alignment of 30-35
nm.
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ZEP520A was spun, exposed and the silicon nitride etched for 4 m 45 s as described in
Section 7.4.2 and lifted o with 15 nm Ti / 15 nm Pt / 15 nm Au. The gate width (the
many-pixel large dimension) aligned parallel to the y-axis to capitalise on the x-alignment
capabilities of the VB6.
The upper lithography process outlined in Section 7.4.3 was then aligned to the gate
foot using cell alignment and exposed using the dose required to yield a 70 nm geometry.
Various gate head dimensions were dened in UVIII to explore the structural limits of
the system and allow the range of resistivities possible to be explored.
To complete the structures, thick (20 nm Ti / 200 nm Au) bondpad structures were
dened in a 12% 2010 / 4% 2041 PMMA bilayer and lifted o. It is important to note
that any processing occurring after upper gate lithography was carried out using resist
bake temperatures of 120C to prevent melting of the unsupported gold gate head.
Several of the structures were cleaved and sputtered for cross-sectional SEM, shown in
Figure 7.18.
(a) Overview of completed gate. (b) Closeup of gate foot.
Figure 7.18: Cross-sectional SEM images of completed 22 nm gate, showing complete
metal lling and 22 nm gate length. The gate foot is completely encapsulated
in silicon nitride.
As shown in Figure 7.18, the gate alignment, though not perfect, was easily sucient for
the gate process. There is, additionally, complete metallisation of the whole gate feature.
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By measuring the dimensions of the various gate structures by cross-sectional SEM,
approximate areas for each of the gate geometries were determined. Resistivity values
were calculated using the measured mean gate resistances for each, graphed as the broken
line in Figure 7.19(a). It can be seen that the gate resistance decreases with increasing
cross-sectional gate area, as expected. In addition, as the gate head length is increased,
the resistivity of the gate also decreases, approaching the value for bulk gold of 2:2 
10 8
m. This can be attributed to the decreasing relative compositional fraction of
titanium and platinum, both much less conductive than gold, for gates of larger cross-
sectional area, since the 22 nm foot section does not scale and hence contributes a constant
resistance to each structure. This variable resistivity results in a non-linear relationship
between the gate resistance and its calculated area.
It is therefore clear that the gate resistances of the 22 nm gates can be reduced to levels
comparable to much longer gates; indeed the gate resistances are eectively dominated
by the resistance of the gate head. The largest gate head dimension therefore yields
resistivity akin to that of a 1 m pyramid gate, whilst retaining a 22 nm footprint.
These results verify both the mechanical stability of the gate module and its electrical
eectiveness as a gate strategy.
Since the gate process had proved to be intrinsically damage-free, mechanically stable,
high yield and low-resistance, it was determined to be suitable for incorporation into a
device process ow.
7.5 Integrated device process ow
Though short gates had been successfully fabricated, their incorporation into a device
process ow requires signicant further development. As a result of the complexity of
the new gate module, signicant changes to the standard process ow were required.
It was anticipated to make use of the previously-developed non-anealed ohmic contact
processes developed in the department [318], allowing the gate lithography to be per-
formed on a locally planar area, previously shown to increase uniformity [177]. As a
result, this was determined to be a sensible route for the fabrication of gates using the
new process.
The other major changes to the process ow were due to the separation of the recess etch
from the gate lithography, and the splitting of the gate lithography into two stages.
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There are several fundamental requirements when fabricating devices that must be met.
As with the generic HEMT process modules described in Section 4.6, the ohmic and
isolation levels may be interchanged. The gate level incorporating the gate feeds and
traversing the mesa must, however, be dened after the isolation level. In addition, any
processing which occurs after a dened T-gate must be undertaken at low resist bake
temperatures to prevent owing of the gold, which has a low melting point, and to avoid
any potential diusion of the gate metal into the barrier, a phenomenon known as gate
sinking which can result in a loss of control over threshold voltage.
It is critical to note that when nanometric features are dened by lithography, slight
changes in the resist thickness, as a consequence of topographic variation or proximity to
other structures, cause signicant dierences in the resultant exposure. As a result, dose
testing performed on a planar substrate is largely irrelevant when applied to complete
devices.
To circumvent these problems, it was decided to perform the rst level of gate lithography
immediately after the gate recess denition, minimising the variations in surface topology
during the critical gate lithography which would otherwise arise from the presence of a
device mesa or contacts in the immediately adjacent area.
7.5.1 Resist uniformity and sample topography
The use of ZEP520A also highlighted an additional issue during alignment testing. Thin
lms of PMMA and other resists commonly used ow very well over sample topography
when spin-coated. In the case of ZEP520A, however, it proved impossible to maintain
a uniform lm thickness over pre-existing features such as the device mesa or metallic
markers. Where the topographic gradient was shallow, the lm thinned over the features;
in the extreme case where the gradient was large, the resist did not ow over the features
at all. A sample was spun with ZEP520A then examined by Atomic Force Microscopy
(AFM) to analyse the resultant topography. As is evident from Figure 7.20(a), the resist,
nominally 100 nm thick, does not ow correctly over a nominally 150 nm thick cross.
In the case of the alignment test samples described in Section 7.4.5, this became a problem
during further processing. The process ow developed relies on a dual-processing strategy
using a single exposure of resist, masking both the silicon nitride RIE and metal lift-o. In
regions around the gold markers, the resist did not ow suciently over the topography,
exposing the metallic surface and immediately adjacent substrate as the resist was eroded
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during RIE. As a consequence, the markers and substrate were exposed to both the RIE
process gases and the subsequent gate metal evaporation, coating them in gate metal
and rendering them ineective for the precise alignment required, obvious in the optical
micrographs of Figures 7.20(b) and 7.20(c). The issues with resist ow were assumed to
be due to viscosity.
As a consequence of the topographic issues, an additional level of lithography was intro-
duced into the process ow to protect the markers from damage. A single layer of thin
PMMA was used to mask the markers before the ZEP520A was applied to the substrate.
The alignment cells in which the devices would be placed were left exposed by this mask-
ing step, whilst the cell areas were several square millimetres in area. It was hoped this
would have negligible eect on the ZEP520A lm thickness, hence exposure doses.
In order to provide maximum exibility for the denition of highly-scaled devices, it was
also decided to capitalise on the two-step nature of the gate process to split the complete
gate denition into is constituent parts, with intermediate process steps. The gate foot
was dened on a virtually planar substrate to maximise yield and ensure uniformity. The
second gate denition would limit the use of further high-temperature resist bake times,
with corresponding reductions in achievable resolution due to the presence of additional
solvent in the resist. It was anticipated that freedom in dening the ohmic contacts
might be benecial to optimise the short gate length devices, and so to allow lithographic
freedom, ohmic denition can be placed between the gate steps or after both, dependent
on the processing required. Since the gate was required to traverse the isolation mesa, it
was also necessary to dene the mesa before the complete gate was fabricated. The gate
foot itself, however, had no requirement to cross the mesa if electrical connection was
made by the head lithography. Since the upper gate level was shown to have uniform
electrical contact to the gate foot (Figure 7.18), the mesa was dened to undercut the
gate foot geometry only slightly, with the upper gate level, dened immediately after
isolation, traversing the mesa.
The optimal process ow for sub-25 nm devices therefore appeared to be:
1. Markers
2. Recess
3. Silicon nitride deposition
4. Marker protection
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(a) AFM scan of resist ow around metallised cross. The resist thickness drops to virtually zero ap-
proaching the cross.
(b) Optical micrograph of gate metal adhered to marker level
structures.
(c) Dark eld optical micrograph of
adhesion of gate metal to cross.
Figure 7.20: Lift-o problems with ZEP520A as a result of topographic variations.
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5. Gate 1
6. Ohmic
7. Isolation
8. Gate 2
9. Bondpad
As a consequence of the early deposition of silicon nitride, the ohmic, isolation and
bondpad levels were also required to include a silicon nitride RIE step to selectively expose
the surface in the relevant regions as required whilst maintaining complete encapsulation
of the active region of the device.
The key processing steps are outlined in Table 7.1 together with the resultant structures
at each step. Silicon nitride is in place in the background after the Gate 1 step, then
selectively removed in subsequent steps. The lm remains in place between the gate and
ohmic contacts, in the device intrinsic regions.
7.6 Initial material design
With the capability to fabricate short gate lengths veried, the design of suitable material
was crucial.
Previous successful devices fabricated in the department have used a variety of mate-
rial systems: lattice-matched and pseudomorphic devices on GaAs and InP, as well as
metamorphic devices with channels grown both lattice-matched to the buer or pseu-
domorphically on the metamorphic buer. In particular, devices with the highest per-
formance were, unsurprisingly, fabricated pseudomorphically on InP. The fastest devices
reported at Glasgow had a cuto frequency of 550 GHz [202], and comprised a 70% In-
GaAs channel grown pseudomorphically. Although the precise epitaxial dimensions were
never published, the fastest metamorphic devices fabricated at Glasgow, which had a 440
GHz cuto frequency, featured a 20 nm barrier. The fastest non-annealed devices, with
an ft of 490 GHz, had a 15 nm barrier. All sets of devices featured a 50 nm gate length.
As discussed in Section 3.8.4, vertical scaling of the device architecture with gate length
is very important; hence, it is crucial that the aspect ratio of the intrinsic device is
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Step Processing details GDS overview
Recess De-oxidise, succinic acid wet
etch, silicon nitride deposition
Gate 1 Silicon nitride etch, gate 1 lift-
o.
Ohmic Silicon nitride etch, ohmic lift-
o. Silicon nitride is etched un-
der the contacts
Isolation Silicon nitride etch, orthophos-
phoric acid etch. Silicon nitride
and semiconductor are removed
outwith the mesa area.
Gate 2 Gate 2 lift-o.
Bondpad Silicon nitride etch, bondpad
lift-o. Silicon nitride is re-
moved from under the bondpad
area.
Table 7.1: Critical device processing summary.
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not detrimentally reduced during the scaling of the gate. The 50 nm devices previously
fabricated featured aspect ratios (gate length : gate-channel distance) of 2.5-3.5.
It was therefore concluded that the design of initial material for the rst devices fabricated
using the new two-step process would be scaled based on these layer designs, but scaled
only moderately in the rst instance, with more aggressively-scaled designs to be realised
after the successful demonstration of initial devices.
7.6.1 Non-annealed layer design
Previous work [319] has shown the importance of layer design in optimising vertical
and lateral carrier transport through the ohmic contact regions, allowing low-resistance
contacts to be formed without the need for an annealing step and therefore the ability
to reduce the thermal budget of the fabrication process. This also allows the denition
of the gate layer before ohmic deposition, improving uniformity and performance [177],
which may prove to be of importance for high-frequency devices.
Designing material for use in a non-annealed system is complex, since such material
must be engineered to minimise conduction band energy barriers to electron transport
between the cap and channel. As a consequence of the use of multiple heterojunctions,
the conduction band prole varies greatly with respect to the Fermi level. As a result, for
an electron injected into the cap layer, barriers exist on its path to the channel in areas
where the Fermi level is considerably below the conduction band. This is an important
consideration with respect to the formation of parasitic access resistances. By careful
placement of dopant and layer thicknesses, the variation of the conduction band with
respect to the Fermi level can be controlled. Whilst a highly-doped cap is used to form
ohmic contacts, without optimisation, signicant energy barriers exist between the cap,
barrier, spacer and channel. Previously, this band engineering has been achieved by the
precise placement of multiple dopant planes, modulating the magnitude and width of
these barriers [184, 318].
Simulation can be used to analyse the eects of variation on the conduction band pro-
le. As described in Sections 3.4 and 3.4.1, conduction band prole and occupancy are
specied by the Poisson and Schr odinger equations, which must be simultaneously and
self-consistently solved. Snider's programme, \1DPoisson" [46] is one software solver
which does this, given the appropriate material properties.
By dening simulation constants such as the surface potential and applied bias, the con-
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duction band prole can be analysed for numerous layer designs, incorporating variations
in layer thickness, composition, dopant density or placement. Graphing the resultant out-
put yields a meaningful understanding of the conduction band geometry and resultant
electron distribution, as shown in Figure 7.21.
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(a) Unoptimised single delta structure.
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(b) Optimised with second dopant plane.
Figure 7.21: Unoptimised and optimised conduction band proles for non-annealed layer
structures lattice-matched to InP. B1 and B2, annotated, are the key energy
barriers to electron ow between the cap and channel.
Although the main purpose of the simulation is to determine a layer structure appropriate
to low-resistance contact formation, it is also crucial to ensure suitable conductivity in
the channel after the cap is removed. As a consequence, simulations are carried out both
with the cap in place and without it, assuming a corresponding shift in surface potential
from 0.3 eV for In0:53Ga0:47As [58] to 0.65 eV for In0:52Al0:48As [54] and no additional
material changes. Unfortunately, the situation implies a conict between optimisation
of the vertical structure to minimise energy barriers under the cap and optimisation of
channel transport. Some primary reasons are the additional ionised impurity scattering
induced by the presence of additional dopant planes and the formation of parasitic sub-
channels in the barrier or buer layers.
It is also useful to note that in the interfacial regions between the capped and recessed
regions, assuming imperfect etch processes, the conduction band proles are expected to
vary from one simulation result to the other as a consequence of the partial etching of
the cap. As a result, Fermi level pinning and hence electron dynamics in these regions
are impossible to predict accurately.
Figure 7.21 shows the conduction band geometries and electron populations for a single-
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doped HEMT structure lattice-matched to InP, featuring a 20 nm cap, 16 nm barrier
and 10 nm channel. Figure 7.21(a) shows the unoptimised layer structure, where large
conduction band barriers, labelled 'B1' and 'B2', protrude above the Fermi level between
the cap and channel. Figure 7.21(b) shows an identical structure, but with an additional
delta doping plane inserted 6 nm into the barrier. It is clear, without changing other
doping levels or thicknesses, that the barriers 'B1' and 'B2' are greatly reduced.
It is, however, worth noting that additional doping is not the only way to modify the
band geometry. Variations in layer thickness, cap dopant and compositional fraction have
signicant combinatorial eects which, together, signicantly aect the resultant bands.
It was decided to base the starting material on a previous pseudomorphic layer structure
grown on InP, which featured a 15 nm 70 % indium channel and a 15 nm gate-channel
separation, optimised for 50 nm gate lengths and yielding high performance devices.
To increase the material performance, however, it was decided to improve the electron
velocity characteristics in the channel by increasing the indium concentration of the
InGaAs channel ternary to 75%. Although this will increase saturation velocity in the
channel, it will also induce additional tensile strain in the layer, so the layer was also
thinned to 10nm, as opposed to the 15nm used for 50nm pHEMTs.
Figure 7.22 compares the layer structures.
Previous double delta doped layers have featured one delta doped plane just above the
spacer layer for modulation doping and one midway through the barrier layer, which
reduces the magnitude of the barrier which forms between the cap and barrier layers,
labelled 'B1' in Figure 7.21(a). Extending the doping strategy used for these 50nm
devices to the new 75% material, however, creates a problem, since the depth of B1
becomes excessive due to the decreased bandgap of the channel (Figure 7.21(a)), which
will increase non-annealed contact resistances.
For these new devices, therefore, a new solution was proposed. This method involved
increasing the doping of the cap layer by the use of multiple delta doping planes inserted
with a uniform distribution throughout the cap, circumventing issues of bulk dopant
activation, which generally tend to restrict achievable doping densities. This increased
cap doping has the eect of pulling the conduction band below the Fermi level, which,
despite the large conduction band oset between the cap and barrier layers, can be enough
to remove B1 entirely. The cap layer thickness was additionally scaled from 20 nm to 10
nm to ease lithographic concerns.
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In0.7Ga0.3As Channel (15 nm)
In0.52Al0.48As Barrier (6 nm)
In0.53Ga0.47As Cap (20 nm)
In0.52Al0.48As Spacer (4 nm)
In0.52Al0.48As Barrier (4 nm)
Cap bulk
doping
@ 1e19 cm-3
Upper delta doping
@ 4e12 cm-2
Lower delta doping
@ 7e12 cm-2
Bu￿er
(a) A1941 - Original In0:7Ga0:3As-channel 50 nm
material
In0.75Ga0.25As Channel (10 nm)
In0.52Al0.48As Barrier (6 nm)
In0.53Ga0.47As Cap (2 nm)
In0.52Al0.48As Spacer (4 nm)
In0.52Al0.48As Barrier (4 nm)
In0.53Ga0.47As Cap (2 nm)
In0.53Ga0.47As Cap (2 nm)
In0.53Ga0.47As Cap (2.5 nm)
Cap triple
delta doping
@ 1e13 cm-2
Upper delta doping
@ 4e12 cm-2
Lower delta doping
@ 7e12 cm-2
Bu￿er
(b) C216 - New double-delta doped structure
(triple-doped cap)
In0.75Ga0.25As Channel (10 nm)
In0.52Al0.48As Barrier (10 nm)
In0.53Ga0.47As Cap (2 nm)
In0.52Al0.48As Spacer (4 nm)
In0.53Ga0.47As Cap (2 nm)
In0.53Ga0.47As Cap (2 nm)
In0.53Ga0.47As Cap (2.5 nm)
Cap triple
delta doping
@ 1e13 cm-2
Delta doping
@ 7e12 cm-2
Bu￿er
(c) C217 - New single-delta doped structure
(triple-doped cap)
Figure 7.22: Layer structures of 50 nm material basis and new single- and double-doped
layer structures.
As the cap doping concentration is increased, by increasing the density of delta doping
planes throughout the cap, the barrier magnitude is progressively reduced until it drops
below the Fermi level. This eect has a knock-on impact on the structure of non-annealed
devices, since there is no longer such a strong requirement for the upper plane of delta
doping to form ohmic contacts.
Given the degree of the attenuation of the upper B1 barrier, it seemed possible to remove
the upper delta doping plane entirely, as per Figure 7.23(b), without compromising the
access resistance characteristics of the device. Since the double delta-doped strategy has,
in the past, produced excellent devices, and since the resultant high carrier concentration
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(a) Double-delta doped structure
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(b) Single-delta doped structure
Figure 7.23: Eect of cap delta doping on conduction band energy barriers.
can result in increased output currents and improved transconductance [291], it seemed
wise to produce devices based on both the single and double doped strategies. Reducing
the upper delta doping, however, should result in decreased scattering, impact ionisation
and gate leakage eects [291]. In addition, reducing the overall doping should increase
mobility due to decreased ionised impurity scattering. A comparison of a single-doped
device with the established double-doped standard is therefore of interest.
By similar logic, it would also be possible to increase the lower delta doping concentration,
in order to narrow B2 as seen in Figure 7.21(a). In order to investigate the impact of this
eect, various simulations were carried out for doping concentrations up to 1x1013cm 2,
both with the cap on, required to minimise the access resistances, and with the cap
removed for gate deposition. This second simulation step is important to ensure the
correct distribution of electrons under the gate, which is essential for eective channel
modulation.
Considering Figure 7.24 for increasing delta doping concentration, it becomes apparent
that while for higher doping concentrations, the barrier is moderately thinned and de-
creased in magnitude, (Figure 7.24(a)), the electron concentrations under the gate in the
recessed case redistribute such that electrons accumulate in the region of the delta doping
at the point where the conduction band passes below the Fermi level, (Figure 7.24(b)).
Since these electrons form a parasitic parallel channel in the spacer or barrier layer, they
are subject to increased scattering, degrading performance: clearly an undesirable eect
which must be eliminated.
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(b) Recessed
Figure 7.24: Eect of varying lower delta doping concentration.
At concentrations where the electron distribution remains agreeable, the barrier is not
signicantly thinned for the ohmic contacts. As a result, it does not seem sensible to
increase the lower delta doping concentration.
A further point of interest is to study the eect of gate recess depth. As part of a HEMT
recess process, the cap layer is etched o in the gate region, which itself may result in
some etching of the underlying barrier, or a short second recess etch can be used to form
a two-step etched trench in which the gate sits. These processes etch the barrier layer,
eectively altering the thickness of the barrier layer under the active region of the gate.
By simulating the scenario with the cap removed, as previously with a thinned barrier,
this eect can be evaluated. An interesting method is to perform the simulation for a
device in which the lower delta doping concentration has been increased to the point
where a parasitic channel has formed. The simulation was run with various etch depths
from 0 to 5 nm and the eect on the carrier distribution noted, as can be seen in Figure
7.25.
The unetched material features a large triangular well at the delta doping which is con-
siderably below the Fermi level. As a result, there is a considerable concentration of
electrons situated around this dip. As the recess depth is progressively increased, how-
ever, the distance from the surface, where Schottky eects dominate the prole, to the
delta doping decreases. Accordingly, the delta doping has a reduced eect on the con-
duction band, decreasing the depth and width of the well formed.
As a result, fewer electrons will accumulate in this region. As etch depths are increased,
and indeed the etch progresses through the upper delta doping plane, the eect becomes
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Figure 7.25: Band diagrams and electron concentrations resulting from varying etch depths
at the second stage of a double recess process. As the etch depth is increased,
the eect of the delta doping plane on the conduction band pinning becomes
degraded. Plots are oset such that the channels coincide for all etch depths.
more pronounced, until for large etch depths, no well is formed at all.
Consequently, if the recess etch can be accurately controlled, it would be possible to use
increased delta doping concentrations to reduce access resistances if required, then oset
the parasitic channel formation problem locally around the gate region by the use of
well-controlled recess etching. This could therefore be a useful technique in the design of
the recess geometry of a device, ensuring that in designing the recess to minimise fringing
electric elds around the gate region, the carrier distributions are not adversely aected.
Such precision could theoretically be achieved using \digital" etch processes [238, 239],
which rely on the diusion-limited oxidation steps and the subsequent etching of these
oxides intrinsic to III-V materials (Section 4.5.1).
Given these results, both single and double-doped wafers C216 and C217 were grown by
the department's MBE group as initial device wafers. Unfortunately, the department's
InP growth systems were unavailable for use to grow the wafers; as a consequence, both
were grown metamorphically on GaAs with the same layer structure.
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7.6.2 C216 and C217 material characterisation
Both wafers were characterised electrically and to assess surface morphology: issues
particularly of signicance since metamorphically-grown devices in general have inferior
surface properties which could cause diculties for small-scale pattern transfer.
Transport properties were measured by van der Pauw techniques both with the com-
plete structure and with the cap removed over the measurement area using the succinic
acid selective etch process. The resultant sheet electron concentrations, resistivity and
mobility are listed in Table 7.2.
C216 C217
Capped Recessed Capped Recessed
Sheet electron concentration / (cm 2) 6:27  1012 2:16  1012 4:56  1012 1:72  1012
Mobility / ((cm 2v 1s 1) 7223 11288 8724 11313
Sheet  / (
/sq) 138.1 256.5 157.1 321.8
Table 7.2: C216 and C217 transport properties measured by the van der Pauw technique.
As anticipated, C216, the double-delta-doped material, exhibited larger sheet electron
concentrations than C217, both in capped and recessed structures. C216 in particular
showed a channel electron population 26% greater than C217. Increased doping, however,
should increase scattering probabilities, reducing mobility. Comparing recessed mobili-
ties, however, that of C216 was reduced by less than 0.25% over C217. As a consequence,
C216 exhibited a sheet resistivity 20% lower than C217.
Contact resistances to both structures were measured using the Transmission Line Method.
Ohmic contacts were formed using an established Au/Ni/Ge recipe (11 nm Au/11 nm
Ge/11 nm Au/11 nm Ge/20 nm Au/12 nm Ni/80 nm Au) [184]. In addition, the cap
was removed between the ohmic contacts for one set of structures in proportion to the
TLM gap, as in the structures of Figure 5.4. In these structures, a nominally identical
capped region was in place for all structures, with the varying lengths of recessed region
the transmission line variable under test.
From the TLM results, it is clear that in addition to superior transport properties, C216
also exhibited improved contact resistances. It is useful to note that the TLM results
for sheet resistivity compare well with the van der Pauw measurements of Table 7.2. As
such, it would appear that the extra layer of delta doping, in addition to providing extra
carriers, signicantly reduces the access resistances to the channel. The measurements
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C216 C217
Capped Recessed Capped Recessed
Contact resistance / (
.mm) 0.12 0.18 0.15 0.46
Sheet  / (
/sq) 119.5 278.7 168.4 349.6
Table 7.3: C216 and C217 transport properties measured using the Transmission Line
Method both in capped and recessed cases. Results are averaged over several
uniformly-distributed sample sites.
for capped contact resistance are comparable, as would be expected from structures with
nominally identical cap layers. The reduction in the case of C216 may be a result of
additional unintentional doping from the delta-doping layers.
In order to properly assess the access resistances in the recessed case, a method for
extracting real resistances from the combined current paths as portrayed in Figure 3.17
was required. From previous work carried out on non-annealed contacts, a suitable
method had already been developed [184], using various recess lengths in a TLM layout,
described in Section 5.3.
Using the previously-extracted capped resistivity gures and measurements obtained by
AFM or SEM of the structures, the true access resistances can be extrapolated using the
recessed TLM. For C216, the normalised extracted contact resistance was 0.18 
.mm,
whilst C217 exhibited an extracted gure of 0.46 
.mm. The recessed case therefore
portrays a much larger dierential in contact resistance between the layer structures,
where the contact resistances of C217 are over 2.5 times those of C216.
Given the superior contact resistances obtained from C216 and the marginal decrease in
low-eld transport over the single-doped case, it seemed that the double-doped strategy
still yielded optimal performance overall. As a result, though in principle, single doping
should be sucient for contact formation, double doping was the preferred strategy.
Devices were fabricated on both C216 and C217 for comparison, though enhanced per-
formance was expected from C216.
7.7 First-generation 22 nm device results and discussion
Initial devices were fabricated on both C216 and C217 using the 22 nm gate process
ow, using the standard thick ohmic recipe usually used for HEMTs at Glasgow. 20
m global and 4 m cell markers were placed rst to form 3  3 mm cells, with devices
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Following gate denition, ohmic contacts were dened with a standard spacing of 2 m,
the resist baked at 120C to prevent gate degradation. The silicon nitride was etched
under the contacts for 4m 45s to ensure complete removal. The ohmic contacts were then
metallised using the standard ohmic recipe used for the previous TLM structures during
wafer characterisation and were not annealed. Following ohmic lifto, thick 50 nm NiCr
/ 400 nm Au bondpads were formed.
The complete process ow used is described in Appendix A.
Only 22 nm devices were fabricated in this batch, and the device widths were varied from
25-200 m. Top-down SEM images of the completed devices were taken, and are shown
in Figure 7.27.
(a) Completed 25 m device. (b) Gate region
Figure 7.27: Top-down SEM of completed 22 nm HEMTs.
The gate foot is entirely encapsulated, hence not visible in top-down imaging. Figure
7.27(b) shows the completed upper gate and ohmic contacts. The entire region between
contacts and gate is encapsulated in silicon nitride.
Two device samples were processed, one on C216 and one on C217. None of the C217
devices exhibited gate control of the channel of any note. The C216 devices, however,
pinched o excellently as shown in the logarithmic plot of Figure 7.28(c), with drain
current swings of approximately two orders of magnitude across the bias range. The
output and transfer characteristics for these devices are shown in Figure 7.28.
These initial results were encouraging, since the rst devices fabricated were functional:
indicative of robust processing during an intrinsically highly complex fabrication process
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(a) Output characteristics
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(b) Transfer characteristics (Vds=0.5-1.25V)
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(c) Logarithmic Vds=Vgs plot for various drain
voltages.
Figure 7.28: Output and transfer characteristics of initial 22 nm 100 m-wide HEMTs.
ow. These results therefore conrmed the viability of the two-step gate process.
From the output characteristics of Figure 7.28(a), it is clear that for this 100 m device,
the Vds=Ids characteristics are far from ideal, with serious non-linearities in the saturation
curves. Firstly, the devices do not truly saturate, though there is the onset of a pseudo-
saturation regime at around Vds=0.4 V. As such, the output conductance is extremely
large. Output currents are also suppressed over prior devices fabricated on InP, such as
the benchmark A1941, whose devices achieved saturation currents close to 1.4 A/mm
[58].
These devices, however, achieved drain currents up to around 600 mA/mm, with thresh-
old voltages of -1V. Vgs=Ids sweeps yielded peak transconductances of close to 800
mS/mm.
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Device I-V characteristics, however, varied signicantly with width, as evidenced by the
Vds=Ids traces in Figure 7.29.
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(a) 25 m
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(b) 200 m
Figure 7.29: Variation of 22 nm Vds=Ids characteristics with device width.
As is clear from the traces, there are major variations in both the peak output currents
and the shape of the I-V curves with device width. The narrowest devices, at 25 m
wide, exhibit the highest normalised output currents, at up to 800 mA/mm at a drain
bias of 1V with a positive applied gate voltage of 0.4 V. The narrow devices also have
more ideal I-V characteristics - there is a more pronounced pseudo-saturation regime as
compared to the 100 m devices. Conversely, looking to the 200 m devices, normalised
output currents are considerably lower at a maximum of 470 mA/mm, with virtually no
apparent expected linear/saturation regime and only small changes in conductance for
each trace. One main feature of particular note is that whilst 25, 50 and 100 m devices
featured a uniform threshold voltage of approximately -1 V, the 200 m devices required
-1.8 V to reach comparable pinch-o.
As a consequence, it appeared that device width signicantly aected transistor per-
formance, beyond the usual high-frequency implications. In particular, wider devices
suered increased current suppression and spurious kink phenomena than narrower ones.
A comparison of the various device widths with zero applied gate bias as the drain voltage
was swept from 0-1 V is shown in Figure 7.30.
Comparing devices across the four cells on the sample also showed that two cells featured
transistors which pinched o satisfactorily. The other two cells did not achieve pinch-o
at higher applied drain voltages.
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Figure 7.30: Comparison of zero gate bias Vgs=Ids traces for various device widths.
Transport data were also extracted from the samples following the complete device pro-
cess ow. Van der Pauw measurements shown in Table 7.4 show that recessed gures of
merit declined slightly during fabrication.
Capped Recessed
Sheet electron concentration / (cm 2) 6:3  1012 1:1  1012
Mobility / ((cm 2v 1s 1) 7740 10328
Sheet  / (
/sq) 128.1 540.4
Table 7.4: C216 van der Pauw transport properties following device processing.
Whilst the capped measurements have changed negligibly, there have been signicant
changes to the recessed case, where mobility dropped by around 8%. Sheet electron
concentration also dropped by 49%, leading to a doubling of recessed sheet resistivity.
Since Ids = Wqnv (Equation 3.26) and both n and v have decreased as a consequence of
the degraded channel transport, it is to be expected that resultant device drain currents
will drop correspondingly.
The key points to note from the d.c. device data are therefore:
 Increasing deviation from expected FET characteristics with increasing device width.
 Suppressed drain currents for all devices with increasing suppression for wider de-
vices.
 Threshold voltages are larger than expected (Approx -1V).
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 Transconductances are much smaller than anticipated (0.8 S/mm maximum).
 Increased threshold voltage for wider devices.
 Large degree of variation between cells.
 C217 sample did not pinch o at all.
Given the encouraging, if non-ideal, d.c. characteristics of these initial devices, r.f. mea-
surements were also taken from 0.1-60 GHz. In each case, data were extracted for the
zero-bias, peak gm and \cold" (forward-biased gate) methods. The raw data are shown
as the red curves in Figure 7.31.
(a) S11 (b) S12
(c) S21 (d) S22
Figure 7.31: Smith chart plots of measured s-parameters and best model t.
Analysis of the r.f. data was carried out in the Agilent Advanced Design System (ADS)
software. The equivalent circuit described in Section 3.7 was then employed to model
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the transistor. By building the model in ADS with included variable-length transmission
lines on the gate and drain, the eects of the CPW transmission line structures that are
realised at the bondpad level for each device can be isolated. The true performance of
the device, inclusive of extrinsic parasitic parameters such as the axial resistances and
parasitic capacitances, but exclusive of the transmission lines that do not comprise the
device itself, can therefore be extracted.
By adjusting the model component values using optimisation techniques, a model which
correctly ts the transistor characteristics can be extracted and used for comparison and
projection purposes.
In the case of the s-parameter data for the 100 m transistor shown in Figure 7.28, this
proved a dicult process.
Whilst it was possible to t the majority of the device characteristics using the standard
model, it was impossible to t them all satisfactorily by any method, predominantly
due to the unusual dispersion of S21's magnitude. In general, S21 decreases following
a slow exponential decay with frequency. In the case of the devices measured, however,
S21 dropped rapidly with frequency, reaching 0 dB at only 45 GHz. The results of the
best t possible in ADS are shown as the blue curves in Figure 7.31. Additionally, the
magnitude and phase of each plot are shown in Figure 7.32.
7.7.1 Discussion
The decay of S21 in this fashion is extremely unusual. At low frequencies, gain is as
expected, with over 8 dB of gain evident at 20 GHz. As the frequency increases, how-
ever, gain decays exponentially rather than logarithmically. This may be indicative of
transconductance dispersion, where the transconductance, hence the modulation e-
ciency, of the device varies with frequency, reducing output currents for a given gate
voltage. Such eects have previously been noted at low frequencies [321{323], and in
general are caused by the variable activation energy of surface states.
If the barrier were damaged in some fashion under the gate, then it is conceivable that
traps underlying the gate might show a variable response time and activation energy
and hence a frequency and bias dependence. The damaged surface might also exhibit
a perturbative eect on the carriers in the channel if the surface pinning were aected;
in eect, altering the surface potential. The unusual device output characteristics might
hence be explicable by the same theory. The general suppression in drain current and
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(a) S11 magnitude (b) S11 phase
(c) S12 magnitude (d) S12 phase
(e) S21 magnitude (f) S21 phase
(g) S22 magnitude (h) S22 phase
Figure 7.32: Magnitude and phase of measured and modelled s-parameters from the rst
run of devices. It is clear the S21 t is poor.
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relatively large threshold voltages might also be inter-related to surface damage.
A damage-related theory, however, does not explain all the unusual characteristics. The
lack of pinch-o from one sample and variations between cells are likely lithographically
and process-dependent. In particular, it seemed likely that there might be regions masked
or unmasked by imperfect lithographic alignment: a variable between cells and between
samples.
A further complication was that the recess was designed as deliberately large for these
devices to minimise the eects of gate-recess misalignments. A larger InAlAs surface was
therefore exposed than would otherwise be the norm, with potential exacerbations to any
surface abnormalities resulting from the device processes.
Cross-sectional SEM images were attempted in a Hitachi S900 SEM to verify both the
successful completion of the device processes and to provide any clues to surface damage
or oxidation. The samples, however, proved extremely dicult to image, for several
reasons. Firstly, the critical geometries involved are extremely small and intrinsically
dicult to image, requiring the highest possible resolution of the microscope and close to
perfect control of beam focus and stigmation, particularly when examining the interfaces
and surfaces around the gate. Secondly, there are major issues in imaging the silicon
nitride surrounding the gate. There is an intrinsic stress in the deposited lm, which
tends to cause it to cleave non-uniformly. The surface to be imaged therefore tends to
become badly damaged during sample preparation. As a further complication, despite
sputter coating, the silicon nitride, being an excellent insulator, charges badly during
imaging, particularly at the high accelerating voltages desirable for high resolution. As
a consequence of these eects, it was clear a more suitable analysis technique would be
required for future device inspection.
It is additionally worth noting that at the time of fabrication, no devices had been
reported with such short gate lengths, though the 562 GHz Fujitsu device was claimed to
be 25 nm. As a consequence, the short gate length eects were essentially unknown, and
a great deal of the performance abnormalities may have arisen from issues of transport
or aspect ratio.
The decision was therefore taken to repeat the device process run with two major changes;
reduction of the recess length and realisation of devices with a range of gate lengths to
isolate and analyse any gate-length-dependent eects.
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7.8 Second-generation C216 devices : gate length variation
50 nm devices are commonly fabricated on substrates similar in terms of composition and
layer structure to C216 and C217 at Glasgow. For comparison purposes, therefore, it was
decided to fabricate a spread of gate lengths from the minimum possible using the new
gate process to the usual 50 nm, allowing materials issues to be decoupled from those
relating to the gate process itself. To realise devices with gate length varying uniformly
from the minimum 22 nm of the previous batch of devices to a nominal 50 nm, doses
were extracted for the ZEP520A / SF6=N2 processes shown in Figure 7.13 using a simple
linear t to the previous exposed test samples.
The required doses for a spread of gate lengths are shown in Table 7.5. Since the etch
process yielded trenches uniformly smaller than the resist mask, doses were chosen to
yield features at approximately 5 nm gate length steps in addition to 22 nm: 30, 35, 40,
45 and 50 nm, though in most cases, slightly smaller features were expected.
Dose / Ccm 2 Resist linewidth / nm SixNy linewidth / nm
1700 23.1 22.1
3000 31.3 29.8
4100 36.1 34.5
5100 40 38.2
5765 44.3 41.7
7350 50 48.5
Table 7.5: Doses assigned for approximately 22-50 nm device realisation.
Devices of various gate lengths were then fabricated using processes broadly identical to
those of the rst-generation devices, both on C216, and on A1940, the lattice-matched
equivalent to A1941. The reasoning for the use of apparently inferior material was to
eliminate the new layer structures as the cause of the undesirable device characteristics
seen on C216/7, since A1940 had previously produced excellent devices.
One change, however, was the realisation of a shorter recess trench, whilst maintaining
the double-recess prole.
Instead of the previous 12s / 5s / 60s succinic acid / orthophosphoric acid / succinic
acid etch times, 12s / 5s / 10s etch times were used, reducing the recess dimensions
considerably from 150 nm to around 80 nm, shortening the recess trench with the hope
of reducing any surface eects, but increasing the device alignment requirements. As
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previously, the recessed surface was briey treated with hydrouoric acid to deoxidise
the surface prior to silicon nitride deposition.
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(a) A1940 (250 m, Lg = 45 nm)
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(b) C216 (250 m, Lg = 50 nm)
Figure 7.33: Typical Ids=(Vds;Vgs) characteristics of second-run devices.
Initial devices fabricated with the revised process ow were disappointing; none of the
devices on either sample pinched o (Figure 7.33). Of particular note was the fact that
C216 devices, though apparently approaching the pinch-o condition to a greater degree
than the A1940 devices, had drain currents almost an order of magnitude smaller. In
addition, both sets of devices still suered from similar kinks in the I-V characteristics
to the initial devices, despite the shorter recess prole. As a consequence, the recess
process alone was insucient to explain the unusual device characteristics seen in the
rst-generation devices.
The devices were examined closely by SEM to inspect for any issues to explain the poor
pinch-o characteristics.
One spurious feature was noteworthy from the images: the presence of an unusual raised
area under the gate feed, annotated in Figure 7.34(b). Whilst the central area of the
upper gate shows a dip in the metallisation at the \foot" region, since the evaporated
metal coating is non-conformal, in the feed area, where the feed overlaps the rst gate
metal below, the true topography of the second gate metallisation is evident. It would
seem that there is an additional raised area in the region of the lower gate metal, caused
either by non-uniform metal lling extending above the silicon nitride trench during
either the rst gate metal evaporation, or by eects of compounded metallic grain size.
As is evident from Figure 7.34(c), taken at a site where the upper gate metal lifted o
poorly across the gate width, but remained in the feeds, the upper gate metallisation is
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(a) SEM overview (b) Gate feed at mesa overlap.
The raised area does not ex-
tend to the mesa edge.
(c) Failed lift-o showing origin
of raised area.
Figure 7.34: Completed devices and gate feeds showing misalignment at mesa edge.
connected to the lower gate foot, and in regions where the lift-o was unsuccessful, the
metal extends above the etched silicon nitride trench.
As a consequence, it was concluded that the rst gate metal did not extend as far as the
edge of the mesa.
In a conventional HEMT process ow, the gate feeds are realised in the same lithographic
exposure as the gate foot, the recess etching using the gate resist as an etch mask for the
wet etch. The area below the feed is thus recessed at the same time, ensuring complete
etching of the cap along the whole gate width. In the case of the new process ow,
however, the gate feeds are realised with the upper gate only, with the cap recessing
taking place before even the rst gate metal is deposited to ensure encapsulation in
silicon nitride. The etch mask for the recessing for the initial devices was designed to
be identical to the area exposed for the rst gate metal: a single pixel line of identical
width.
As a consequence, if the rst gate metal failed to extend over the mesa edge, and assuming
repeatable alignment accuracy, the surface between the end of the rst gate metal and
the edge of the mesa would have the cap intact. From the images of Figure 7.34, this
region appears to be around 200 nm in width after isolation etching. Accordingly, the
cap remained in place for the devices examined in the SEM at the edge of the mesa,
leading to a sizeable cap region, highly populated by electrons in addition to the channel
population. As a consequence, the action of the gate in increasing the surface potential
with increased negative bias will have greatly reduced eect on the channel population
in this region, leading to increased source-drain currents. In the extreme case, current
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remains for any gate bias.
This explanation describes the scenario for both sets of initial devices and suggests rea-
soning for the variation in threshold voltage and pinch-o between devices on the same
sample and between samples. Slight variations in alignment accuracy would lead to in-
creased or decreased overlap between the two gate levels, the recess and the mesa edge.
In addition, variations in etch conditions would have aected the lateral etch rate and
hence undercut of the designed isolation edge (Section 4.5.1), leading to dierences in
the area of the remaining unetched cap.
Two actions were taken as a result of this realisation:
 A scheme was attempted to etch through the upper gate metal and underlying
silicon nitride in the capped region in order to selectively recess the area in the
fabricated devices, verifying the theory. An argon sputtering dry etch approach
was adopted to etch the gold of the upper gate metal with sucient control. Un-
fortunately, the sputter process was not able to provide the etch prole required,
with signicant re-deposition of the gold around the etched areas and the devices
were abandoned.
 Alterations were made to the GDS layer design of the devices to allow for misalign-
ment and process variations. The lower gate width was extended on both sides of
the mesa edge under the upper gate, whilst a small \notched" section was added
to the recess level at the feed end of the gate to allow for additional misalignment.
The unusual I-V characteristics of the devices, however, remained unexplained by this
nding. Conrmation of the unusual results on A1940 allowed the new wafer designs to
be eliminated as the cause. Since identical process steps were used as for the previous
batch of devices, it seemed reasonable to conclude there was a step inducing damage to
the underlying materials.
TLM techniques were also used to extract the contact resistances of the two samples
following complete device processing. In contrast to the rst-generation devices, the
cap etch regions for the TLM and van der Pauw sites on these samples was dened
in the same lithographic step as the gate recess for the devices. As a consequence,
their recessed characteristics should show similar characteristics to the devices, having
undergone identical processing.
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A1940 C216
Capped Recessed Capped Recessed
Contact resistance / (
.mm) 0.045 0.051 0.12 0.091
Sheet  / (
/sq) 101.2 462.7 118.6 4967.2
Table 7.6: C216 and A1940 TLM data for completed device samples after complete device
processing.
It is evident from the extracted resistivity data that there are signicant processing prob-
lems; for both samples, extracted capped contact resistances and sheet resistivities are
comparable with those of Table 7.3. In the recessed case, however, whilst the contact
resistances appear to be of the same order of magnitude as expected, the sheet resis-
tivities have increased by 66% in the case of A1940 and 1320% in the case of the C216
sample. Both increases are massive, since slight transport changes directly impact on
drain currents and electron velocity, though the C216 case is particularly severe.
One explanation for the dierences between measured A1940 and C216 TLM data might
be the reduced barrier thickness of C216 (10 nm instead of 15 nm for A1940) as well as
the reduced channel thickness (also 10 nm as opposed to 15 nm). Both dierences would
exacerbate the eect of any damage to the semiconductor surface: changes to the surface
potential would cause increased perturbation to electrons closer to the surface: precisely
the result of a thinner barrier and channel.
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(a) A1940 (150 m TLM width)
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(b) C216 (150 m TLM width)
Figure 7.35: I-V characteristics of varying TLM gaps. It is clear that C216 exhibits greatly
suppressed currents and additional kinks in its prole in contrast to A1940.
In addition, examination of the actual four-probe I-V traces from the TLM data indicates
a familiar transfer characteristic: identical proles to those seen in the device character-
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istics of both fabrication runs, as is evident from Figures 7.33 and 7.35. C216 shows
vastly reduced drain currents and additional non-uniformity in its transfer characteristic.
It is therefore clear that the device characteristics observed have their origins in the same
eects that signicantly increased the TLM sheet resistivity.
With this in mind, it was decided to conduct a thorough investigation into changes to
a recessed InAlAs surface on C216 during various process steps. It was also felt that
increased process control over the recessing process was required.
7.9 InAlAs surface processing
The InAlAs surface was exposed to several dierent chemistries during the process ows
of the initial devices, based on prior conventional process ows. Whilst each may have
been convenient for its original purpose, the combination may not be suitable to the
new process. It was therefore important to separately investigate each of the following
possible causes of damage to the exposed InAlAs:
1. Recess etching
2. Post-recess clean (conventionally using H.F. acid)
3. Silicon nitride deposition
4. RIE and other plasma etch processes
5. Pre-metallisation de-oxidation
6. Metal evaporation
Each of the above processes involves an exposed InAlAs surface and may therefore result
in induced damage. Several of the steps, however, had previously been eliminated as
causes of damage: silicon nitride deposition eects were discussed in Section 7.4.2, whilst
identical metal evaporation processes were used as for all prior devices. The remaining
potential causes were the post-recess clean, RIE silicon nitride etch and de-oxidation
steps.
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7.9.1 Silicon nitride overetch
Exposure of the InAlAs surface to the SF6=N2 RIE used during etching of the silicon
nitride is likely to result in some degradation of the transport properties, despite the
low-damage nature of the etch process. During the gate etch, it is known that the device
regions are not subject to excess exposure to the process gases due to the small area of
the etch regions. This eect is the basis for the additional over-etching time required to
complete the etch of the short gate foot.
It is expected that the etch process itself should not damage the underlying material as
long as the surface is not in contact with the plasma; in eect, until after the etch process
has terminated. As a consequence, it is expected that damage would only occur during
excessive over-etching. Additional over-etching, however, could occur accidentally, or if
large areas were etched simultaneously with small areas.
To conrm this, recessed van der Pauw and TLM structures were realised as previously
on C216 and expose to various etch times in SF6=N2. The samples were unmasked and
hence a \blanket" etch process was used to etch the entire sample. Shorter etch times
than would be required for smaller structures would therefore be expected, given the
increased probability of reactant diusion to the surface to be etched. Reectometry had
previously showed the end point of the etch process to occur at approximately 3.5 minutes
for this process, hence etch times were chosen at intervals after this point. In addition,
one 3 minute etch was carried out. The samples were cleaved from a single larger sample
to ensure parallel processing and a control sample kept unprocessed.
The various gures of merit were then measured using the van der Pauw technique and
changes for each etch time noted with respect to the control sample. The changes for
both capped and recessed cases are shown in Figure 7.36.
As expected, for the under-etched case, the same metrics apply as those seen in Figure
7.4.2: in the capped case, electron density is increased but mobility reduced, whilst in
the recessed case, mobility remains virtually unchanged whilst electron density increases
markedly. As the etch time is increased above the threshold for complete lm removal,
sheet electron density drops rapidly in both capped and recessed cases. Interestingly,
in the capped case, mobility increases with over-etch, whilst it deteriorates slowly in
the recessed case. In both cases, the net eect is to increase sheet resistivity for large
over-etch times. Also as expected, the recessed case exhibits far greater sensitivity to
etch-induced damage: clear from the scales on the data. In the extreme over-etch time of
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(b) Recessed
Figure 7.36: Changes in mobility, sheet electron density and resistivity with varying etch
time.
4m 45s, sheet resistivity increased by nearly 60%, whilst sheet electron density dropped
by over 35% in the recessed case. Due to the high initial cap electron density, this contrast
may be unsurprising.
These low-eld results are as expected, indicating increasing damage for increasing over-
etch times. The strange kinks in the device I-V characteristics, however, imply a eld-
dependence to the damage phenomena. As a consequence, the etched TLM sites were
also measured using usual four-probe TLM techniques. The results are shown in Figure
7.37.
0 0.5 1 1.5 2
0
50
100
150
200
250
300
Unetched
3m
4m20s
4m45s
Vdiff / V
I
f
 
/
 
(
m
A
/
m
m
)
Figure 7.37: I-V characteristics of 3.5 m TLM gap (150 m wide) using samples from
Figure 7.36. Unfortunately, the 4 m sample was damaged and unuseable.
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The results are interesting: in the under-etched case, current enhancement occurs, as
might be expected considering the constant mobility and sheet electron density with
silicon nitride in place for recessed material. This is also a conrmation that, though
mobility tends to drop in capped regions, the net eect across a region with both recessed
and capped areas is enhancement. This relationship may, however, be variable if the
recessed region is much smaller than the capped region.
Unfortunately the 4 m etch sample was damaged at the 3.5 m site and no reasonable
comparison can be made. For longer etch times, however, it is clear that current indeed
becomes suppressed, with the introduction of spurious kinks in the characteristics. It
is worth noting that in the extreme over-etch case, current drops by over two thirds,
comparable to the 60% higher resistivity seen in the Hall measurements. The current
suppression is, however, much greater in low-bias regions, before the kink in the charac-
teristics.
It therefore seems reasonable to conclude that long extraneous over-etching, as expected,
induces damage which could explain the kinks in the device characteristics.
In the device case, however, the InAlAs is necessarily only briey exposed to the etch
chemistry. Any additional over-etch would signicantly enlarge the silicon nitride prole
as is evident from Figure 7.12. Consequently, though plasma damage could clearly explain
the unusual behaviour of the devices, this is extremely unlikely.
A further point of particular note, however, is the role that over-etching may play in
the formation of low-resistance ohmic contacts. As shown in Figure 7.36(a), capped
sheet electron density drops considerably with a corresponding increase in resistivity
with increasing SF6 over-etch. Gross over-etching of the ohmic contacts will markedly
impair transport into the channel, degrading contact resistance. It therefore becomes
important to optimise the ohmic etch process, though the requirement for precision is
considerably relaxed over the gate etch as a consequence of the reduced sensitivity of the
InGaAs surface in comparison to the exposed barrier. As part of this work, a four minute
RIE was found to optimally etch the large-area ohmic contacts.
7.9.2 Post-recessing surface treatments
Whilst plasma-induced damage is unlikely to explain the variable current suppression, it
is now clear that a surface damage mechanism can explain the observed eects. There are
therefore three further variables which may induce additional damage during the device
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process ow previously adopted:
 Post-recess acid clean.
 Exposure to an SF6 chemistry. Though plasma damage is unlikely to be a dominant
factor, the presence of uorine has previously been shown to passivate dopants. Ex-
posure to a uorine chemistry and subsequent thermal cycling, enabling diusion,
may yet be relevant [324].
 Pre-metallisation de-oxidation.
The points are inter-related, since the rst and third involve the same acids and bases
for the removal of oxides at various stages of the process, whilst the etch chemistry may
interplay with additional surface traps induced at an earlier stage. A processing matrix
was therefore devised involving multiple dierent substrates to examine the eects of
various dierent chemistries on the four-probe I-V characteristics of recessed TLM gaps,
fabricated identically to previous experiments.
It was suspected that either the hydrouoric acid (HF) or SF6 exposure were damaging
the InAlAs surface in some way, possibly by modication of the surface states in the
recessed region. One possible method for the partial long-term passivation of surface
states, suggested in myriad publications over many years, is sulphidation. A sulphidation
process generally makes use of a sulphur-containing compound to deliver sulphur to the
surface, where it is adsorbed and thought to bond with some surface states, reducing
their reactance. Though never conclusively proved, sulphidation processes have shown
considerable promise if correctly prepared in various publications [325{331].
In addition, whilst the inuence of a plasma was unlikely, gaseous SF6 chemistries might
still have a deleterious eect on drive currents as a consequence of donor passivation
[324, 332{335]. In particular, uorine exposure followed by thermal cycling have been
shown to have signicance in passivating dopants.
As a consequence, it was decided to incorporate three major process variables into a test
matrix on C216 to analyse the eects of the various processes both separately and in
combination:
 HF de-oxidation. A 100:1 HF:H2O mixture was previously used following a recess
195Development of sub-25 nm HEMT processes InAlAs surface processing
etch and prior to silicon nitride deposition to remove any residual etch products
from the surface.
 Exposure to SF6. The gas was delivered to the surface for 30 s using the System-
100 etch tool without striking a plasma. Any changes are therefore related purely
to the chemical interactions at the given temperature and pressure.
 Sulphidation treatment. A dilute 10:1 ammonium sulphide : H2O mixture was used.
Some samples were also \annealed" at 180C for two hours following sulphidation
to allow increased diusion and removal of excess sulphur.
A summary of the results of the process matrix is shown in Figure 7.38, which compares
the eects on a 2.5 m recessed TLM site. The full I-V results for various gap dimensions
for each treatment are available in Appendix B.
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(a) SF6 exposure eects on recessed TLM
Dashed traces are the pre-treatment
curves.
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(b) Comparison of various combinatorial treatments on a
2.5 m recessed TLM.
Figure 7.38: Eects of various treatments on TLM I-V characteristics.
It is clear from Figure 7.38(a) that exposure to SF6 alone has negligible eect on the
recessed surface, yielding I-V characteristics virtually identical to the pre-treatment val-
ues. The use of HF, however, yielded dramatically dierent results, with massive current
suppression and non-linearity appearing immediately. The kink prole is additionally
very similar to that seen in early devices. In conjunction with SF6, further increases
in suppression occur. Sulphidation also appears to produce some damage in conjunc-
tion with SF6, which may be unsurprising given its surface cleaning action. Baking the
samples produces negligible change.
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The most drastic results are the combination of an HF surface clean and a sulphidation
treatment, the accepted \best" sulphidation technique for surface cleaning and passiva-
tion [328]. In conjunction with SF6, the process is adequate to eliminate all current ow.
The addition of a baking step does yield some recovery of the current under large electric
elds.
The majority of the process damage appears to be due to the use of HF, as opposed to
the plasma processing. Given the severity of the damage from the use of HF, various
alternative de-oxidation agents were tested by the same metric: measurement of recessed
TLM structures. Various concentrations of buered and unbuered HF were tested,
as well as sulphuric, orthophosphoric and hydrochloric acids and ammonium hydroxide.
The results are shown in comparison for a 2.5 m TLM gap in Figure 7.39. Again, the
full results are available in Appendix B.
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Figure 7.39: Comparison of various de-oxidation treatments on a 2.5 m recessed TLM.
From the various extracted data, it is clear that all the acid-based etchants inict some
damage to the surface, with HF giving particularly poor results. It is also particularly
clear that it is truly HF, not its buering solution, that causes the damage, as damage
is evident after exposure to both buered and unbuered solutions of equivalent concen-
tration. Damage clearly also decreases with decreasing concentration, since more dilute
HF concentrations yield less pronounced eects.
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All the remaining acids are less damaging, but do substantially reduce the drive currents.
Interestingly, ammonium hydroxide, the only non-acid oxide etchant, apparently does not
produce the same damage, with I-V characteristics closely following the pre-treatment
traces. Hydrochloric acid is also less damaging, but does produce further kinks in the
I-V characteristics.
In order to separate any potential damage to the unmasked ohmic contacts, a set of
experiments was also run on C217 samples where the recess resist remained in place
over the test sites, protecting the contacts from the treatment solutions. As is clear
from Figure 7.40, damage still occurs in the masked case and is virtually identical to the
unmasked sample results. Damage to the contacts would therefore not appear to be the
dominant damage mechanism in previously measured samples.
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(a) BHF:H2O (1:10) on recessed TLM sites.
Dashed traces are the pre-treatment curves.
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(b) HCl:H2O (1:4) on recessed TLM sites.
Dashed traces are the pre-treatment curves.
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(c) Eects on 2.5 m TLM where the recess
length is 100 nm.
Figure 7.40: Eects of various treatments on TLM I-V characteristics where the contacts
are masked.
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A set of TLMs was also fabricated where the recess was dened using a short etch of
approximately 100 nm and the resist kept in place during the post-recess treatments of
hydrochloric and hydrouoric acids and ammonium hydroxide. As was apparent from
the results of Figure 7.40(c), though the various treatments produce a spectrum of eects
on the transfer characteristics, as previously, the apparent damage is far less signicant,
with more minor deviations from the untreated characteristics arising, as is clear from a
comparisons between the masked HCl case of Figure 7.40(b) and that of Figure 7.40(c).
As with previous tests, both hydrochloric acid and ammonium hydroxide produce the
least deviations, whilst HF continues to produce spurious kinks and current suppression.
The reasoning for the reduced damage between the bulk and short recess cases is unclear,
but may relate to diusion of the reactants on the surface. Several things are clear from
this series of experiments: the use of aggressive acids on this material system appears to
be largely responsible for the damage eects apparent in devices; ammonium hydroxide,
the only non-acid treatment agent, yields the least damage of all treatments considered;
treatments on an unmasked surface greatly exacerbate the eect and larger recessed areas
are more susceptible to damage during treatment.
As a consequence, all non-essential acid treatments were removed from the device process
ow. Previously, HF was used prior to silicon nitride deposition after recessing to remove
any contaminant that may remain: carried out on the bulk surface with the resist mask
removed. Hydrochloric acid was then used for additional de-oxidation immediately prior
to gate metallisation. To avoid the damage caused by the use of acid-based de-oxidation
or cleaning steps, the post-recessing clean was removed prior to silicon nitride deposition.
The process ow is hence increasingly similar to a more traditional process ow, with
only a single deoxidation/cleaning step in the recessed region.
In order to minimise potential damage from the use of orthophosphoric acid in the double
recess process described in Section 7.7, only the rst step of the recessing was performed,
using an intermediate time to those used previously of 25 s, forming a single-step recess
process. In order to reduce the potential of shorting the gate to the cap in the event
of one of the longer gate lengths approaching the edges of the expected 60 nm recess
trench, a short succinic acid step was also used after the etching of the silicon nitride
during the formation of the gate foot. Areas in which the cap has been removed, as
anticipated, should be unaected by the selective etch. Areas in which any traces of cap
remain should be etched, leaving no trace of cap under the gate.
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The pre-gate metallisation de-oxidation was then replaced by an ammonium hydroxide
dip in accordance with the ndings of Section 7.9.2.
It was anticipated that having identied and eliminated several potential sources of dam-
age in the process ow, improved device performance might result.
7.10 Third-generation device results : gate length variation
Taking the results of the surface treatment experiments into account, devices were again
fabricated at a range of gate lengths from 22-50 nm, using the gate dose and etch details
of Table 7.5 on c216. The revised process ow was:
1. Markers
2. Recess - with no post-etch treatment, including revised recess/mesa geometry from
previous devices. A 20 s single succinic acid recess step was used.
3. Silicon nitride deposition
4. Marker protection
5. Gate 1 - including ammonium hydroxide de-oxidation.
6. Isolation
7. Gate 2
8. Ohmic
9. Bondpad
As previously, devices were fabricated at a range of widths from 25-200 m using the
revised gate and recess layout to ensure continuity of the recess over the complete device
width.
The device yield was excellent in one cell in particular, in contrast with earlier devices.
D.c. device data were extracted systematically, using a semi-automatic probe station.
As is evident from the I-V characteristics of Figures 7.41 - 7.44(c), the measured device
characteristics were free from kink irregularities, with the exhibited output currents much
larger than those of any previously-fabricated devices. It is therefore reasonable to assume
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the conclusions of the surface processing experiments of Section 7.9 in conjunction with
the modied recess layout explain the unusual characteristics seen in early devices.
Yield was extremely variable between processing cells. Some cells featured 100% func-
tioning devices of a given gate width, whilst others yielded 0%.
The functioning devices yielded d.c. performance far beyond that of prior devices, with
peak drain currents well over 1 A/mm measured over the range of devices fabricated.
As shown in Figure 7.41, the 22 nm devices pinched o satisfactorily with a threshold
voltage of around -1.2 V and a peak saturation current of over 1.2 A/mm. A peak
transconductance of 1 S/mm was also achieved.
In comparison to the previous devices of Figure 7.28(c), o-state currents were uniformly
slightly increased by approximately 3 mA/mm for all drain voltages, which may be
a consequence of the change in surface treatments. The ratio of on and o currents,
however, has increased from previous devices as a consequence of increased drive current.
Interestingly, longer devices in general exhibited increased gate control, with 50 nm gate
length devices achieving peak transconductances up to 1.6 S/mm, as shown in Figure
7.42. These devices retained kink-free normalised drain currents of over 1 A/mm.
This trend was exhibited across the sample, indicating that the eect was not limited to
one cell. Drain current, however, remained approximately constant with gate length: for
each fabricated cell, the shortest functional gate length device exhibited a drain current
on average 97 % of the longest working device. Its transconductance, however, was less
than 80 % of the longest device on average. It would therefore appear that whilst the
full range of gate lengths was fabricated with high yield, the lack of material scaling may
genuinely be aecting device performance.
As gate length decreases, an increased average electron velocity can be expected as a con-
sequence of the non-equilibrium transport phenomena of Section 3.8.2. Channel transport
may therefore be enhanced (or at least unharmed) by the reduction of the gate length.
If the aspect ratio of dened gate length to gate-channel separation drops, however,
transconductance is expected to decrease (Equation 3.36), assuming all other parameters
constant.
By retaining the gate-channel separation and reducing the gate length, the eect on
the capacitive coupling of the gate to the 2DEG is eectively reduced, decreasing its
modulation eciency. In this case, the gate length has been reduced by 44 %. C216
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(a) Output characteristics
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(b) Transfer characteristics (Vds is swept from 0.2
- 0.8 V)
-1.4 -1.2 -1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4
10
100
1000 1V
0.9V
0.8V
0.7V
0.6V
0.5V
0.4V
0.3V
0.2V
0.1V
Vgs / V
I
d
s
 
/
 
(
m
A
/
m
m
)
(c) Logarithmic Vds=Vgs plot for various drain
voltages.
Figure 7.41: Output and transfer characteristics of 3rd-generation 22 nm 50 m-wide
HEMTs.
has a gate-channel separation of 15 nm. Maintaining the aspect ratio would imply a
gate-channel separation of 7 nm. Although one cannot extrapolate the transconductance
as a percentage of that of the original aspect ratio, this does explain the drop. The
comparative performance of the short gate length devices with respect to that of the 50
nm devices is shown in Figure 7.43. From this comparison, the general trend of increasing
drain current but decreasing transconductance with decreasing gate length is obvious.
Comparing the characteristics of Figures 7.41 and 7.42, it is also clear that the 22 nm
device has a threshold voltage of -1.2 V, whilst the 50 nm device has a threshold voltage
around -0.4 V. This would also be expected as a result of improper aspect ratio scaling.
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(a) Output characteristics
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(b) Transfer characteristics (Vds is swept from 0.2
- 0.8 V)
Figure 7.42: Output and transfer characteristics of 3rd-generation 50 nm 25 m-wide
HEMTs.
Wide variations in device characteristics were also noted between devices of a given ge-
ometry from dierent cell locations across the sample, as evidenced by Figure 7.44. These
30 nm gate length devices were measured from locations at diagonally opposite sample
locations. The rst indicates a peak saturation drain current of over 800 mA/mm at zero
gate bias and a drain voltage of 1.4 V and a peak transconductance of approximately 1
S/mm at a gate bias of -0.2 V and a drain bias of 800 mV.
The second device, designed and processed identically, indicates a zero-gate bias Idss
of approximately 600 mA/mm and an equivalent peak transconductance of close to 1.4
S/mm at a gate bias of 0.1 V.
The device with higher drain currents therefore exhibits lower transconductance and vice
versa.
TLM data were also extracted from the sample. A capped contact resistance of 0.065

.mm and a sheet resistivity of 119.8 
/sq were extracted: signicantly lower gures
than extracted from previous samples.
The s-parameters of the devices were also measured from 0-67 GHz.
Known physical circuit parameters were used to t the model, leaving fewer variables
to be optimised. In particular the access resistances have a strong role in both the
model t accuracy and the projected performance of the de-embedded circuit. As a
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Figure 7.43: Relative drain current and transconductance as a function of gate length for
C216 devices. It is probable that the 30 nm device has a spuriously low
transconductance gure.
consequence, the resistivity of the material and the gate-ohmic separation were used to
calculate rough values for the access resistances. These rough values were then used to
t the model to a set of measurements taken at zero applied bias, since the resistances
should be bias-invariant. The extracted resistances from the best t of the zero-bias
model were then used to calibrate the access resistances of the peak-transconductance
model. It is important to realise that, unlike the resistances, other model parameters are
bias-variant, and as such, describe transistor action.
Given the sheet resistances detailed in Table 7.2, the expected sum of source and drain
resistances for a standard 1.9 m separation, neglecting the short recessed region where
resistance will be higher, was on the order of 10 
. This was conrmed by a model
t to the unbiased s-parameters. The value of the gate resistance was also extracted
from physical measurements, as from Figure 7.19, and a d.c. resistance of 45 
 can be
expected for the 300 nm gate head used in these devices. At r.f., a value of roughly one
third of this is expected [81] due to its distributed nature. The source and drain changes
are suciently minimal as to render their inuence negligible [81].
The parametric t to the measurements from the 22 nm device of Figure 7.41 is shown
in Figure 7.45.
De-embedded measurements from the 22 nm device were extrapolated to high frequency
to extrapolate ft and fmax. As indicated in Figure 7.46, the extracted cuto frequency
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(a) Output characteristics - Device 1
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(b) Transfer characteristics (Vds is swept from 0.2
- 0.8 V) - Device 1
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(c) Output characteristics - Device 2
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(d) Transfer characteristics (Vds is swept from 0.2
- 0.8 V) - Device 2
Figure 7.44: Comparison of the output and transfer characteristics of 3rd-generation 30
nm 50 m-wide HEMTs. Device 2 features lower drain currents but improved
transconductance.
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Figure 7.45: S-parameter matching of the equivalent circuit model to the 22 nm device of
Figure 7.41.
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unexpected, since the gate footprint of the 50 nm device is clearly more than double that
of the 22 nm device.
Considering Equation 3.60, the reason for the reduced cuto frequency is clear: the 50 nm
gate capacitances are far greater per unit area than the increase in the transconductance,
degrading the cuto frequency. It is also worth noting that the source-drain resistance,
related to the output conductance, is much greater in the 50 nm case. This is also visible
from the plots of Figures 7.41 and 7.42.
7.10.1 Discussion
The fabricated devices are promising in that a large percentage of the short gate length
devices behaved as expected, with negligible deviations in the output characteristics and
respectable d.c. gures of merit. This implies that the new gate process and process ows
are not inherently damaging to the material, and the problems of earlier process runs are
largely remedied. Performance variations between cells, however, were very large across
a single sample, implying a processing variation.
RF measurements were additionally less promising, being much lower than previously-
fabricated 50 nm pseudomorphic devices on indium phosphide.
It is particularly noteworthy that the devices have extremely high source and drain
resistances, though this is in keeping with the measured sheet resistances. To examine the
eect on the gures of merit, both resistances were halved in the de-embedded equivalent
circuit model. Since the resistances should have only a second-order eect on the extrinsic
cuto frequency, via the eect of source resistance on transconductance, the maximum
oscillation frequency would be expected to be impacted to a greater extent. Keeping all
other parameters unchanged, ft increased to 450 GHz and fmax to over 350 GHz.
Several additional characteristics were noteworthy between the functional devices:
1. Threshold voltage generally increases in magnitude with gate length. Shorter de-
vices are harder to pinch o.
2. Shorter devices have decreasing transconductance in comparison to 50 nm devices.
3. Wider devices have larger output conductance than narrow devices.
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4. Devices with high transconductance exhibit lower saturation drain currents and
vice versa.
5. There is a wide variation of drain current, transconductance and threshold voltage
across the sample.
6. There is minimal change in normalised saturation drain current within a device
cell.
The problems appear two-fold:
 The material is not ideal. Firstly, it is improperly scaled for the short gate lengths
considered here, as expected when the material was designed. It is therefore un-
surprising that short gate length devices based on these wafers should exhibit sub-
standard performance. Secondly, however, the access resistances are extremely
large in both sets of devices: as discussed, this has a signicant performance impli-
cation. Although the 50 nm devices exhibited lower performance than the 22 nm
devices, this is due to the dierence in capacitances alone; both devices produced
disappointing performance on this material, likely due to the large sheet resistances
of the new wafers when compared to earlier wafers such as A1941.
 The remaining points listed above are largely explained by variations in alignment
of the gate foot to the recess, easily the most demanding process step in terms of
lithographic alignment requirements. If the alignment of one to the other varies
signicantly, eld distribution throughout the channel can be signicantly altered,
with large implications for electron dynamics. This may therefore explain the
variations in drain current and transconductance. It also explains the lack of drain
current variation within a cell.
The material must therefore be developed. This material has resulted in acceptable non-
annealed contacts from a very thin cap, but high access resistances, a problem which may
lie partly in the axial transport properties of the delta-doped cap. Channel transport was
excellent, though improvements in its resistivity would improve matters. In addition, the
gate-channel separation must also be optimised for short gate length devices. From this
perspective, since 22 nm devices with cuto frequencies well in excess of 300 GHz were
realised from sub-standard unscaled material, the prospects for future device processing
from these process modules are promising.
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The lithographic alignment accuracy of the system is also a major obstacle. Although
the VB6 has vastly superior accuracy to previous EBL systems, the basic system is
inadequate for high-uniformity processing on this scale.
In order to verify the layout of the devices, with particular emphasis on investigation
of the alignment of the gate to the recess, it was decided to investigate the functional
devices using Transmission Electron Microscopy (TEM). The samples were prepared by
Focussed Ion Beam milling (FIB) using an FEI Nova 200 Dualbeam system and lifted
out in situ using an Omniprobe micromanipulator. They were then imaged using an FEI
Tecnai T20 microscope.
This preparation process is more appropriate to the imaging of these devices and any
future structures, for several reasons. Firstly, the dimensions of interest are at the ex-
treme capabilities of the highest-resolution SEM facilities available in the university, since
surface layers of oxide and interfaces between materials are of interest. The length scales
of interest are in fact therefore smaller than the shortest lithographically- or epitaxially-
dened structures, but are sub-nanometre. Secondly, as previously discussed in Section
7.7, the silicon nitride lm has inherent stress which makes imaging after conventional
sample preparation by cleaving very dicult. In addition to charging eects, traditional
SEM approaches are unsuitable. The FIB/TEM methods, however, yield a far atter and
undamaged milled surface to be imaged, and are intrinsically capable of much greater
resolution.
The samples imaged, shown in Figure 7.47, had the silicon nitride etched o following
device measurement, however, some of the lm remained under the gate head. Several
conclusions can be drawn from these images. Firstly, the gate is not placed in the centre of
the dened recess, as is clear from Figure 7.47(b) and as it ideally would be. It is therefore
clear that misalignment may play a major role in device variations. In addition, as can
be seen from the high magnication image of Figure 7.47(c), the recess has extended
below the silicon nitride, though the cap edge itself is very nearly touching the gate.
As a consequence, it would appear that the recess etch has yielded a smaller trench
than intended, and the pre-evaporation succinic acid etch has resulted in undercut of the
dielectric and additional removal of the material. Given the asymmetry observed in the
previous paragraph, the second etch step would not appear to be the only active recess
process. The recess process, therefore, though functional, needs additional calibration to
ensure uniformity.
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(a) Overview of gate region (b) Overview of gate recess. The gate
is not placed symmetrically in the
recess.
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(c) High magnication view of recess
edge. The recess etch has extended
under the silicon nitride.
Figure 7.47: TEM images of 50 nm devices, showing gate region after silicon nitride etch-
ing.
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The third-generation devices investigated in this TEM study had the nitride removed
after measurement using a blanket-etch SF6 process. The devices were then re-measured
to investigate the eects of silicon nitride removal on the device performance, since the
reduction in dielectric constant should reduce the total gate capacitances. Previous tests
had shown that the silicon nitride can be removed after device completion by either wet
or dry etch processes using HF or SF6. After removal of the gate dielectric support,
the gates are extremely delicate, since they become self-supporting; hence wet-etched
devices suered poor gate yield after etching as a consequence of the forces exerted by
immersion in liquid. Coupled with the transport damage eects observed in the use of
HF in InAlAs processing (Section 7.9), dry etch processes appeared intrinsically more
suitable and yielded more mechanically stable gate structures.
Investigation of various etch times concluded that over-etching was required to remove
the dielectric from under the gate, and a time of 4.5 minutes was found to remove most
of the silicon nitride lm, with slight residue remaining under the gate. As a result, a 5
minute etch time was used to strip the lm prior to measurement. Unfortunately, this
etch time proved damaging to the exposed surfaces and resulted in severe degradation of
the device performance, though the bulk of the silicon nitride was removed.
RF measurements of the devices were used to extract the equivalent circuit parameters
for comparison with those of the same devices prior to etching. The extracted parameters
are shown for the same 22 nm device measured previously in comparison before and after
etching in Table 7.8. These yielded a de-embedded cuto frequency of only 137GHz,
highlighting the extreme eect of the etch damage on a device which previously achieved
an ft of 360 GHz.
Parameter Unetched Etched Parameter Unetched Etched
Cgs 18.5 fF 10.4 fF Ri 0.01 
 1 

Cgd 7.4 fF 7.0 fF Cgsp 1 fF 1fF
Cds 27 fF 19 fF Cgdp 1 fF 1 fF
Rds 38.5 
 105 
 Cdsp 1 fF 0.01 fF
gm 0.09968 S 0.05368 S Lg 1 pH 1 pH
Rd 5.3 
 58.8 
 Ld 3 pH 3 pH
Rs 5.4 
 22.3 
 Ls 6 pH 6 pH
Rg 20 
 24.9 

Table 7.8: Eect of 5m silicon nitride etch on 22 nm equivalent circuit parameters.
As is evident from the table, there are two key dierences in device equivalent circuit
components. Firstly, the total source - drain resistance has increased by a factor of eight,
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while the output resistance is similarly increased. Secondly, the capacitances associated
with the gate (modelled here by Cgs;Cgd and Cds only for simplicity of modelling) have
decreased by 30 %. The etch process therefore appears to have signicantly reduced the
capacitances due to the dielectric lm, though the over-etching has markedly damaged
the underlying semiconductor.
The etch process clearly needs further optimisation, given the large extent of the damage
and the residual silicon nitride under the gate in Figure 7.47(a). To consider the eects of
the capacitance reduction on device performance, assuming damage issues with the etch
can be resolved, the post-etch capacitances were used in place of those of the initial 22
nm device parameters and the circuit remodelled. Without changing other parameters,
the cuto frequency increased to 480 GHz and fmax to 360 GHz from their initial gures
of 360 GHz and 190 GHz, respectively.
Including the previously-mentioned halving of resistance which might result from epitax-
ial optimisation, the circuit was again simulated. The resultant ft was over 600 GHz, and
fmax over 450 GHz.
Removal of the silicon nitride therefore appears to be a worthwhile avenue of exploration
in the enhancement of device performance. The etch process will, however, need consid-
erable further optimisation. Furthermore, the equivalent circuit results underscore the
need for optimisation of all parasitic elements
7.11 Summary
This chapter has described the development of a gate module suitable for the high-yield
fabrication of sub-25 nm gates. The process was designed to eliminate as completely
as possible the problems associated with traditional single-step gate processes: namely,
pattern denition issues related to electron scattering in thick resist, metal evaporation
and mechanical stability issues related to increasing resist aspect ratio and issues of
increasing gate length extension into a self-aligned recess trench. The solution developed
involved the high-resolution electron beam lithography and reactive ion etching of a thin
silicon nitride lm, deposited by room temperature inductively-coupled plasma chemical
vapour deposition.
The key changes to the process were the decoupling of the gate foot and gate bulk
lithography, and the denition of the gate recess in a separate lithographic step. The
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three key process parameters are realised in three distinct process stages, allowing each to
be tailored individually. The result is completed devices where the entire semiconductor
surface between the gate and ohmic contact is encapsulated in silicon nitride and there
is great liberty in dening the device geometry to tailor performance.
In incorporating the new processes into a complete, re-ordered process ow, several pro-
cess steps required to be created or optimised. In particular, surface treatments and
de-oxidation steps were shown to be of particular importance in dening the resultant
device output characteristics, with aggressive acid cleans proving particularly degrading
to device characteristics.
Both double and single delta-doped material was designed and grown metamorphically
on gallum arsenide using MBE. The material featured a new cap doping strategy to allow
non-annealed contact formation on a very thin cap to improve prospects for gate scaling.
Contact resistances were very slightly higher, whilst sheet resistances were considerably
higher than previous bulk-doped structures as a consequence of the new strategies. The
material grown initially was additionally not suciently scaled for use as an ideal layer
structure for ultra short gate length devices; rather, it was intended as an evolution of
previous material for use as a test bed for the new cap structure on which future scaled
layers might be based.
After two initial device runs in which processing problems were identied, functional
devices were realised across a spread of gate lengths. These devices exhibited excellent d.c.
performance, with drain currents up to 1.2 A/mm and transconductance over 1 S/mm
for the 22 nm devices, whilst 50 nm devices yielded transconductances of up to 1.6 S/mm
with drain currents above 1 A/mm. A general trend of decreasing transconductance with
gate length was observed, indicating that, indeed, the material was insuciently scaled
for the gate lengths realised using the new processes. In addition, the resistivity of the
material proved to be too high, resulting in high access resistances, to the detriment of
device r.f. performance, which yielded a cuto frequency of 360 GHz and a maximum
frequency of oscillation of 190 GHz for the 22 nm devices.
The devices also showed unintended variations in characteristics across the sample, sus-
pected to be related to slight dierences in alignment accuracy between device cells.
The device results thus conrmed the suitability of the developed process ow in the
fabrication of devices with gate lengths of less than 25 nm. Both the material design and
alignment process, however, need further examination if devices with leading performance
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are to be realised.
2158. Device Development
8.1 Introduction
Sub-25 nm devices were successfully realised using the two-step processes outlined in
Chapter 7. Key issues with the material design and alignment accuracy were noted to
be the limiting factors to the performance of the nal devices. As a consequence, these
were key areas to be explored in the development of further devices.
The devices fabricated in the previous chapter featured a fairly conservative approach
to the two-step gate process, with relatively thick resists and silicon nitride used for
the realisation of 22 nm gates. As a consequence, having veried the feasibility of the
process for short gate length device fabrication, the two-step strategy was expected to
be scaleable to produce shorter gate lengths by employing more aggressive fabrication
strategies in the denition of the gate foot.
This chapter details the progress made in advancing the fabrication techniques introduced
in Chapter 7 to produce truly aggressive device geometries.
8.2 Alignment techniques
The 22 nm devices fabricated suered from large process variability as a consequence of
variation of the position of the gate foot with respect to the recess as discussed in Section
7.10. Standard cell alignment techniques used in electron beam lithography had proved
to markedly improve alignment accuracy over the simple case of using global markers
only. It was clear, however, that a further increase in accuracy would be required to
ensure process stability.
Standard mark locate strategies have serious limitations, since they extract information
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from only the marker edges, resulting in errors in position measurement due to rotation
or roughness. Correlation-based alignment using image capture techniques provides a
mechanism for extracting much more information, allowing the centre of the marker
to be located by correlating the captured image to an idealised image. The marker
images can be captured by rastering the electron beam across markers and measuring
the secondary electrons, as in an SEM.
Research into the development of correlation-based alignment techniques was carried
out in the department by K. Docherty in parallel with the work reported in this thesis.
Routines for alignment were created for the departmental Vistec VB6, allowing the use
of correlation-based alignment in generic lithography jobs. Various marker types were
also investigated for their eectiveness during correlation. In particular, markers with
high pattern density were used to provide the maximum number of reference points.
Aperiodic markers of varying density proved to be optimal, and Penrose tilings, which
form entirely aperiodic patterns were shown to be a particularly eective pattern choice
[336]. By correlation of a Penrose tile of approximately 8 m in extent fabricated in
Ti/Au by lift-o, correlation-based methods proved to yield alignment accuracy around
ten times better than conventional alignment methods, as shown in Figure 8.1.
The potential combined alignment accuracy in x and y was found to be less than 1
nm, compared with 11 nm for the conventional mark locate. It is noteworthy that this
latter gure corresponds well with the 15 nm alignment accuracy extracted for the mark
locate cell alignment in Chapter 7. It therefore seems probable that the correlation-based
method might yield a solution to the variability problems found in the short gate length
HEMTs.
As a consequence of the high pattern density and relatively small feature size of around
100 nm used in the Penrose patterns, the markers required to be fabricated using thin re-
sist, hence thinned metals. This presents no problems for the two-step process developed,
since the marker level must already be dened independently prior to recess etching. As
a result, the patterns were dose-tested in PMMA on bulk GaAs. A completed marker is
shown in Figure 8.1(c).
Given their superior alignment performance, the Penrose markers were substituted for
the square cell markers in subsequent device substrates.
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(c) SEM micrograph of completed Pen-
rose tile on GaAs.
Figure 8.1: Comparison of mark locate and correlation-based alignment methods for ac-
curacy. After [336]. Also shows a lifted-o Penrose marker.
8.3 10 nm gate process development
The two-step method described in Section 7.4 relies on the denition of the gate foot by
electron beam lithography and anisotropic SF6=N2 reactive ion etching (RIE) of a thin
layer of silicon nitride.
A single layer of ZEP520A electron beam resist is used for pattern transfer into the silicon
nitride, with the bulk of the gate structure aligned separately. Although the two-step
method [337] requires a second lithographic exposure, it allows considerable exibility in
dening the foot layer, removing many of the processing constraints associated with a
single-step process. The process was expected to be capable of further development to
yield features much smaller than those realised by the conservative initial process ow.
This section aims to details progress in further development of the two-step process by
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the modication of only the foot denition step. The upper gate step can then remain
unaected, fabricated on the surface resulting from the foot denition as previously. As
previously, all foot denition occurs after the fabrication of the recess trench.
As a consequence of the exibility aorded by the two-step process, two separate methods
were investigated for the denition of very short features. The rst relies on the reduction
of forward scattering inherent to the use of thin resists and optimisation of the exposure,
development and pattern transfer processes. The second focusses on the reduction of
the dimensions of an initially-dened feature using plasma processing. Though the two
approaches are very dierent in methodology, both have the same goal of a resultant met-
allised 10 nm gate foot encapsulated in silicon nitride, suitable for subsequent denition
of the upper gate head.
Substrate Substrate
ICP-CVD room temperature silicon
nitride (SixNy) deposition.
Substrate Substrate
ZEP520A
A1. Develop ZEP520A, n-amyl acetate,
    10-15 nm features.
Substrate Substrate
ZEP
A2. SF6/N2 anisotropic RIE, lift off
     first  metal, 10 nm features.
Substrate Substrate
ZEP PMMA
UVIII
Align and develop head resist (PMMA/LOR/UVIII).
Substrate Substrate
ZEP520A
B1. Develop ZEP520A, 30 nm features.
Substrate Substrate
B3. Deposit 100 nm conformal SixNy.
Substrate Substrate
B2. Etch SixNy in SF6/N2, O2 ash resist 
     to 10 nm.
Substrate Substrate
ZEP
B5. Metallise and lift off resist.
Substrate Substrate
B4. Etch SixNy in SF6/N2 using sidewall
     etch mask.
High resolution lithography method
Gate length reduction method
SixNy
SixNy(2)
Figure 8.2: Overview of high resolution and gate length reduction methods.
An overview of the two processes is shown in Figure 8.2.
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8.3.1 High resolution technique
Thin ZEP520A has previously exhibited isolated lines on the order of 10 nm [154] on
silicon, but few references exist for its attainable resolution on III-V substrates. It has
previously been reported that the n-alkyl-acetate family of developers can yield improved
resolution and contrast in ZEP520A [338], whilst developer molecular weight has an eect
on residue in developed areas [153].
To investigate the performance of thin ZEP520A when developed using various dierent
developers, the contrast curves were extracted for each developer solution for the same
lm thickness. 50 nm-thick ZEP520A was spun on several samples of bulk GaAs and
a grating of 2x2 m squares was dose tested using a spot size of approximately 4 nm,
the smallest spot possible using the VB6. The samples were then developed for 30 s in
o-xylene, amyl- and hexyl-acetate respectively and rinsed in isopropyl alcohol. O-xylene
was the developer used previously for 22 nm gates, for purposes of comparison with the
alkyl acetates. The relative residual resist thickness was then characterised by AFM as
shown in Figure 8.3(c) for each of the relevant exposure doses, allowing contrast curves
to be obtained for the three developers.
The contrast curves extracted are shown in Figure 8.3(a). Both amyl- and hexyl-acetate
produced markedly improved contrast over o-xylene, with hexyl-acetate providing rela-
tively best contrast overall.
Single-pixel lines were then exposed using the same process and examined in cross-section
by SEM. Using o-xylene, it proved impossible to realise well-cleared features smaller than
around 20 nm; a situation similar to the development of a 100 nm-thick resist lm as
discovered for the 22 nm process. Hexyl-acetate yielded best contrast, and whilst 10-15
nm features were achieved, residue was evident across the dose range. This nding is in
keeping with the work of Yamaguchi, et al. [153].
Amyl-acetate, however, produced well-cleared, high-contrast features on the order of 10-
15 nm, as shown in Figure 8.3(b). This resist was then used as an etch mask for SF6=N2
RIE [256] of a 20 nm-thick ICP silicon nitride (SixNy) lm deposited at room temperature
for various etch times. The determination of the resultant dose test linewidths was then
required for each etch time.
As previously discussed, the imaging of small structures in silicon nitride is extremely
dicult as a consequence of sample charging, lm stress and the diculty of operating
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Figure 8.4: Dependence of etch trench dimension on exposure dose and etch time.
The etched dimensions are hence extremely sensitive to over-etching, with an additional
5 nm lateral etch resulting from a 5 s extension of etch time; therefore control of this
process is crucial. It is useful to note the geometry of the etched trenches as shown in
Figure 8.5(a)
A thin gate metallisation of Ti/Pt/Au was then evaporated into the etched trench and
lifted o using the residual ZEP520A as a mask, leaving a relatively planar surface for
the upper gate lithography described previously. The upper level was then aligned to the
etched trench and lifted o, realising complete 10 nm gates as shown in Figure 8.6.
As a consequence of the low contrast between the gate foot metal and the silicon nitride
on such small length scales in the SEM, dashed lines have been added as a guide to the
eye in Figure 8.6(a). The dark triangular region on top of the silicon nitride represents
the area above the etched trench, where excess metal from the gate foot lifto has formed.
The high resolution method is hence a feasible method for the fabrication of gates as
small as 10 nm. The method requires precise control over the conditions of the resist,
development and etch, but well-controlled processes have resulted in the transfer of fea-
tures as small as 4-5 nm in some cases. The process appears to be a viable method for 10
nm T-gate fabrication when higher doses are used, where resultant etch proles showed
high uniformity.
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8.3.2 Length reduction technique
The second method for short gate length fabrication is the reduction of features produced
by the conventional process by the use of plasma processing. Whilst modern electron
beam lithography tools are capable of high resolution, it may be desirable to minimise
the processing constraints associated with the fabrication of extremely small features.
Consequently, a gate length reduction technique based around larger lithographic features
was developed.
Plasma-based dielectric deposition and etch processes are frequently used in the silicon
industry to reduce the feature sizes produced by optical lithography. Sidewall spacer
processes [255, 339, 340] for self-aligned ohmic contact formation or etch-back processes
[341] for gate patterning below the lithographic limit are good examples. These methods
generally rely upon the potential for conformal deposition aorded by chemical vapour
deposition methods, together with the vertical etch processes possible using RIE tech-
niques.
The method chosen was similarly based around the same principles, using the damage-
free silicon nitride deposition and etch processes detailed in Chapter 7. A trench is
dened in ZEP520A and transferred to silicon nitride by the usual SF6=N2 RIE process.
The residual resist then remains in place after etching. A layer of silicon nitride is
then deposited on top of the resist / silicon nitride bilayer, with conformance resulting in
deposition of silicon nitride into the dened trench and onto the trench sidewalls. Vertical
silicon nitride walls are therefore formed in the trench foot, with a short gap between
them in the foot.
The second deposition should therefore be relatively thin in the foot of the trench, with
high aspect ratio vertical sidewalls. The proposed process makes use of the short gap and
thick sidewalls. By exposing the complete structure to a second anisotropic RIE step,
therefore, the bulk silicon nitride should be etched reasonably rapidly, whilst the vertical
sidewalls, exposed to a perfectly vertical etch process, should be resistant to the etch.
As a consequence, an optimised etch time and dielectric deposition should yield a reduced
feature size in the trench foot. The gate foot can then be metallised and lifted o using
the residual ZEP520A after completion of the RIE process. The full process is outlined
in Figure 8.2.
A 30 nm trench was fabricated in 20 nm-thick silicon nitride by the exposure of 100 nm
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into the two-step process ow as for the high-resolution method.
8.3.3 Discussion
Two separate methods for the fabrication of 10 nm T-gates have been proposed, and the
issues surrounding both techniques discussed. In the case of the high-resolution method,
developer selection is important as part of optimal resist processing of minimally thin
resist lms, and the resultant linewidth is very sensitive to over-etching by RIE. Careful
control of both development and etching process steps, however, can result in features of
10 nm or less.
The relative dielectric thicknesses, etch times and aspect ratios play a crucial role in lm
continuity and hence in achievable feature sizes in the length reduction method, though
the processing requirements are signicantly relaxed. In particular, the critical emphasis
in processing shifts from lithographic control to repeatable plasma processing, through
the use of precise etch times and lm geometry.
Both methods can be incorporated into a two-step T-gate process and have resulted in
the fabrication of 10 nm T-gates.
An intriguing further possibility is the combination of the two methods for the formation
of repeatable nanometric gate lengths. In particular, since the \high resolution" method
of Section 8.3.1 has shown limitations in repeatability at trench lengths of less than 10 nm,
it is possible that if the geometry could be signicantly well controlled, a length reduction
technique based on the 10 nm structures resulting from a well-controlled development
and rst etch might be expected to yield sub-10 nm gate lengths with repeatability.
As a result, since methods exist for the denition of truly nanometric structures, the
issues of realising well-scaled epitaxial structures for the fabrication of scaled devices are
again highlighted.
8.4 Ohmic contact development
The 22 nm devices realised previously featured a scaled 22 nm gate centred in a 2
m ohmic gap. For complete device scaling, however, there may be additional per-
formance to be gained by the scaling of the ohmic gap to smaller dimensions. Indeed,
work on full-band Monte Carlo HEMT simulation by Ayubi-Moak, Akis and Ferry has
suggested the key role of source-drain separation in dening the ultimate performance
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of a device [22]. In particular, simulations of HEMT structures have shown the drain
current and transconductance to be linearly dependent on source-drain separation. It is
noteworthy that these simulations are idealised, and do not include the contributions of
additional parasitic elements arising from the gate or contacts. They may, however, be
useful in their indication of potential intrinsic device performance.
As the ohmic contacts are brought closer together, two major eects occur in double
delta doped material. Firstly, as described in Section 3.7.1, the parasitic source and drain
resistances are reduced as the lateral spacing of the contacts is reduced. It is noteworthy
that the reduction in the separation will also result in an increased capacitance between
the contacts and the gate in addition to the resistance reduction.
A second eect, however, is the change in electric eld distribution in the device channel
as a consequence of the revised contact spacing. A given voltage applied over a reduced
separation intrinsically implies an increased electric eld magnitude. As a result, reducing
the ohmic spacing should result in increased channel electron energy, with the various
related phenomena of variable valley occupancy, scattering eects, impact ionisation and
real space transfer. As a consequence, it is to be expected that electron velocity would
be signicantly aected by large reductions in ohmic separation; whether it is increased
or decreased on average, however, is dependent on the velocity saturation and overshoot
characteristics of the device. In addition, it would be expected that breakdown would
occur at lower applied drain voltages, and potential for increased kink phenomena.
The short gate length devices fabricated during the course of this project should feature
signicant velocity overshoot or quasi-ballistic electron transport as discussed in Section
3.8. As a consequence, they should benet from reduced ohmic contact separation, since
a relative increase in electric eld for a given applied drain voltage should have a minimal
impact.
In devices where the overshoot velocity dominates the current, electric eld gradients
are crucial, since relaxation times determine velocity. Iincreased eld gradients should
therefore be benecial, imparting electrons with maximum energy which cannot subse-
quently be suciently relaxed as to slow the electron. Quasi-ballistic devices require that
the electron be injected with maximal initial velocity in order to maximise the transit
velocity towards the ballistic limit, so high electric eld gradients should also positively
enhance transport in these devices.
As a result, it would be expected that these short gate length devices should benet from
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scaling of the ohmic separation. Previous devices have used self-alignment of the ohmic
contacts to the gate to form short gaps. In the case of HEMTs, this has resulted in
source-drain separations of 300 nm, but devices fabricated by this method in fact yielded
only moderate increases in high-frequency performance as a consequence of the increased
parasitic capacitance resulting from the fabrication technique of using the T-gate head
as a mask [58]. In particular, the limitation is predominantly that the deposited ohmic
contact must be thinner than the gate foot thickness minus the cap thickness to prevent
shorting of the gate head to the ohmic pad. As a consequence, the two metal layers are
in extremely close proximity by the completion of the ohmic metallisation, increasing
capacitance.
CMOS MOSFETs use a self-aligned architecture to yield source-drain contact spacings
on the order of 80 nm for 65 nm processes [343]. The sidewall spacer processes used in
digital devices, however, are not suitable for use with T-gates and do not incorporate a
gate recess.
The two-step process ow introduced in Chapter 7 involves the denition of the gate
in two distinct steps following recess etching. The gate foot lithography in particular
requires extreme processing care, allowing the shortest possible structures to be dened,
as is clear from the denition of 10 nm structures using the high-resolution method of
Section 8.3.1.
The separation of the gate head and foot lithography, however, aords great exibility in
dening all elements of the device, since the fragile gate head is dened separately from
the foot. The two steps can therefore be separated by other lithography steps, so the
process should accommodate the lithographic denition of ohmic contacts with a short
source-drain spacing.
It is proposed that the ohmic contacts be dened following the gate foot denition, but
prior to the gate head lithography, emulating a sidewall spacer process using the silicon
nitride already used for gate foot denition. The key requirements for the process are as
follows:
 Contacts must remain low-resistance.
 Contact spacing must be greater than the recess length.
 Contacts must be aligned with precision to the gate recess in particular.
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 Resist must be suciently thick to allow etching of the silicon nitride lm.
To achieve these objectives, a single-step resist process was attempted for the realisation
of close-spaced ohmic contacts.
8.4.1 Issues around the fabrication of short ohmic gaps
The fabrication of two large pads separated by a uniform short gap along the pad width
is extremely challenging using electron beam lithography. As discussed in Section 4.3.2,
the proximity eect limits the denition of large areas by the exposure of resist by
backscattered electrons from an adjacent patterned region.
As a consequence of the proximity eect, fabricating two large adjacent structures with a
well-dened central unexposed region requires extremely high resist contrast. Although
there are fabrication methods to improve resist contrast, such as control of developer
or its temperature, the optimal method for developing short ohmic gaps would seem to
be the removal of the need to dene the two pads concurrently. In particular, realising
a well-dened central gap whilst completely developing the resist across the whole pad
region is extremely dicult, causing problems in forming a uniform ohmic contact.
The electron backscatter radius on GaAs is on the order of multiple microns [344, 345]
at 100 kV. Lithography within this region should therefore result in all areas receiving a
relatively constant exposure contribution from backscattered electrons.
As a result, it was decided to dene the ohmic contacts as 2 m-long pads at a small
separation along the complete contact width, within the backscatter radius, then align a
larger pad to the rst level. As a consequence, the rst pad should be relatively uniformly
exposed, with the only exposure issues occurring at the ends of the pads. The exposure
requirements are then signicantly relaxed for the second pad level.
The ability to dene an eective short ohmic contact is closely related to the contact
resistance, and is dened by the transfer length of the contact. Transfer length is dened
as the distance from the edge of the contact over which 1
e of the total current is transferred
from the semiconductor to the metal [181], since current does not ow uniformly through
ohmic contacts to semiconductors [182]. Contacts with long transfer lengths therefore
require to be physically longer to remain ecient than those with short transfer lengths.
In the simplest case, the transfer length can be easily extracted from the basic TLM
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described in Section 5.3 using the extrapolation of the linear t for zero resistance as
shown in Figure 5.3 [183]. In the case of alloyed ohmic contacts, the sheet resistance
under the contact will be drastically dierent from that outwith the contact. In the case
of non-annealed contacts, however, the sheet resistance might be expected to be similar
in both regions. As a consequence, the transfer length is simply half the extrapolated
length.
Transfer lengths were calculated using this method for the contacts fabricated for the
third-generation 22 nm devices in Section 7.10. Average transfer lengths of 0.54 m were
extracted. As a result, it is to be expected that a 2 m contact should behave similarly
to a longer contact.
8.4.2 Thin metal recipes
Thinning the resist, as previously discussed, reduces the signicance of electron scatter-
ing and hence increases resolution and contrast. As a consequence, the resist used for
the denition of the short ohmic gaps should be as thin as possible. This has a clear
consequence for the metal thicknesses that can be lifted o using the chosen resist. In
addition, the use of thinned ohmic contacts, in conjunction with the etching of the silicon
nitride pattern denition layer, should reduce the impact of the topography of the ohmic
contacts on the subsequent denition of the delicate gate head.
Various gate metals were tested on c216 material for using TLM structures to characterise
the resultant contact and sheet resistances.
Contact resistances for non-annealed contacts in principle should be dependent only
on the composition of the bottom metal layer since the conduction band barriers are
minimised by judicial doping control. As a result, two main variations on the recipe were
attempted. Since the base metal layer used in previously-eective ohmic contacts was
gold, 50 nm and 100 nm thicknesses of gold were deposited, in addition to a thinned
version of the standard ohmic process.
Thick Thick(d) Thin Au-100 Au-100(h) Au-50 Au-50(h)
Rc/(
.mm) 0.12 0.065 0.189 0.065 0.113 0.123 0.208
Rsh/(
/sq) 119.5 119.8 80.67 120.6 116.85 98.7 89.1
Table 8.1: Capped contact and sheet resistances measured using the Transmission Line
Method on c216 for various metal recipes.
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The standard \thick" recipe is shown alongside the results of Table 8.1 for reference. The
50 nm thinned Au/Ni/Ge recipe, which comprised 7 nm Au / 7 nm Ge / 7 nm Au / 8
nm Ni / 20nm Au, is labelled as \thin" whilst the two thicknesses of gold are \Au-100"
and \Au-50" for the 100 nm and 50 nm contacts, respectively.
It was previously noted in Section 7.10 that the \thick" ohmic contacts measured at the
end of a complete device process ow exhibited markedly improved contact resistances
to the virgin contacts, annotated as \thick(d)". It seems likely that though the material
is tailored for non-annealed contacts, there is some eect of the heat treatment during
subsequent resist bake stages on the contact resistance, with potentially some additional
germanium diusion during processing. As a result, after an initial TLM measurement
of the contacts, the samples were subjected to an overnight bake at 180C in the resist
oven, emulating a device process. The measurements were then repeated; these results
are denoted by an (h) sux.
It is noteable that 100 nm-thick gold indeed exhibits very low contact resistances on c216:
lower than the standard recipe without heat treatment. The 50 nm contacts, however,
displayed contact resistances around twice as large as the 100 nm contacts.
In addition, after heat treatment, both gold samples increased in contact resistance by
70-100 %. It would therefore appear that whatever the mechanism for current transport
through the gold-only contacts, they are likely to be unsuitable for device applications.
The thin contacts yielded relatively high contact resistances, around 57 % higher than
the \thick" contacts, but are likely to improve with heat treatment.
As a consequence, the Au/Ni/Ge recipes were considered more suitable for the fabrication
of short ohmic gaps and the development focussed on the lift-o of 50 nm-thick pads.
8.4.3 Gap lithography
A pattern was designed with 2 m pads separated by designed gaps from 1 m to 25
nm. A large sample was coated with 50 nm silicon nitride, then a 4 % 2010 / 2.5% 2041
PMMA bilayer for lift-o, with a total thickness of approximately 140 nm, allowing metal
layers with a maximum thickness of 100 nm to be patterned. The pattern was then dose
tested using an 8 nA spot of 12 nm approximate diameter at 100 kV. The silicon nitride
was then etched using the 4 m SF6=N2 RIE process and the \thin" 50 nm ohmic metal
lifted o.
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For an optimal dose of 220 Ccm 2, gaps as small as 60 nm were realised without any
additional processing for a designed size of 100 nm. By the additional undesirable use of
ultrasonic agitation, gaps as small as 40 nm were realised. At this dose, the pads were
fully cleared out, yielding well-lifted-o ohmic contacts with minimal edge agging. The
results are shown in Figures 8.9(a) and 8.9(b).
An upper gate level identical to that used for devices was then aligned into the gap
between the pads to emulate the eect of further lithography.
(a) Uniform pads separated by a 150 nm gap. (b) 60 nm gap formed without ultrasonic agi-
tation.
(c) 70 nm upper gate in 300 nm gap. (d) 70 nm upper gate in 100 nm gap.
Figure 8.9: Short ohmic spacing resulting from new lithographic process.
As is clear from Figures 8.9(c) and 8.9(d), it is not only possible to fabricate the upper gate
between the gaps, it is possible to form ohmic contacts well under the head of the T-gate,
previously not achievable using self-aligned processes. Contrary to self-aligned methods,
which produced 300 nm ohmic gaps by the use of the gate head as a shadow mask,
there is a large separation between the ohmic pad and the gate structure at all points
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of the device geometry, assuming thin contacts. A self-aligned structure necessitates the
proximity of the ohmic pad to the gate head, resulting in very small, eectively random,
nanometric separations caused by uctuations in the evaporated lms, shown in Figure
8.10.
(a) TEM section of a 50 nm self-aligned
conventional HEMT.
772 D. Moran et al. / Microelectronic Engineering 67–68 (2003) 769–774
Fig. 3. Self-aligned T-gate with Ohmic metallisation.
saturation current of 150 mA/mm. Drain current pinch off was observed at a gate voltage of 21.0 V,
(Fig. 4).
Figures of 135 and 180 GHz for f and f were extracted from H21 and MAG taken from T max
Fig. 4. Output characteristics from 2350 mm wide self-aligned device.
(b) SEM section of a 120 nm self-aligned
conventional HEMT.
Figure 8.10: Overview of conventional self-aligned HEMTs.
Using the two-step process, the ohmic contacts are separated from the gate by the silicon
nitride spacer layer, which will have a clear dielectric eect on capacitance. The contacts,
however, are xed far from the gate head by the combination of the 100 nm-thick central
section of the gate and the recession of the contacts into the silicon nitride lm, whilst
the gate remains above the lm. As a consequence, there is increased vertical separation
between the gate and the contacts. The combinatorial eect of the closer contact spacing
and the presence of the silicon nitride dielectric, however, may have increased deleteri-
ous eects. As a consequence, the eect of such drastic decreases in contact spacing,
particularly when placed under the gate head, is unknown and requires investigation.
The results achieved, together with the gate modules developed previously would allow
the physical realisation of the idealised device structures of [107] and [22] used to extrap-
olate maximum device frequencies. There is therefore clear potential for the unlocking
of additional device performance.
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8.5 Material design
Chapter 7 clearly indicated the need for further work on the layer stack used for HEMT
fabrication as a consequence of both insucient scaling of the gate-channel separation
and excessive parasitic resistances as a consequence of the cap doping.
In addition, previous metamorphic material exhibited usual surface roughness as a conse-
quence of the strain relief buer. Although not intrinsically detrimental to performance,
the surface roughness issues make reliable nanoscale lithography increasingly challenging
as the feature sizes decrease. In particular, maintaining a consistent resist prole across a
surface whose surface varies by up to 50 % of the critical device dimensions is undesirable.
As a result, several wafers were designed with decreasing gate-channel separation, all
with 75 % InGaAs channels grown pseudomorphically on indium phosphide instead of
relying on the metamorphic buer on gallium arsenide. As a consequence, improved
surface roughness uniformity would be expected.
Firstly, the cap layer structure was modied, with the aim of improving both contact
resistances and sheet resistances to reduce source and drain resistances. Previous wafers,
as outlined in Section 7.6, featured a triple-delta-doped 10 nm cap layer to provide the
possibility of non-annealed contact formation by pinning the conduction band appropri-
ately below the Fermi level. The cap thickness had proved suitable for short gate length
fabrication, so the general approach was maintained.
In the new wafers, however, the cap was also background Si-doped at a doping concen-
tration of 4  1018cm3. The reasoning behind this approach was to attempt to reduce
lateral resistance in the cap, hence reducing the combinatorial parallel resistance of the
cap and channel and lowering access resistances in the capped region. The most conser-
vative wafer featuring the new cap structure was grown very similarly to c216, featuring
a 13 nm gate-channel separation as opposed to the 15 nm separation used in c216. The
layer structure is shown in Figure 8.11(a).
Problems were encountered in realising wafers with the new cap structure, however, as
a consequence of the long times required to grow the complex structure of alternating
highly background-doped InGaAs with layers of delta doping. Initial wafers featured
recessed mobility of only around 7000 cm2=Vs 1 and sheet electron concentration of
6  1011cm 2, both well below the gures for c216. In addition, TLM I-V characteristics
featured spurious non-linearity and suppression, similar to that seen during the surface
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In0.75Ga0.25As Channel (10 nm)
In0.52Al0.48As Barrier (4 nm)
In0.53Ga0.47As Cap (2 nm)
In0.52Al0.48As Spacer (4 nm)
In0.52Al0.48As Barrier (4 nm)
In0.53Ga0.47As Cap (2 nm)
In0.53Ga0.47As Cap (2 nm)
In0.53Ga0.47As Cap (2.5 nm)
Cap triple
delta doping
@ 1e13 cm-2
Upper delta doping
@ 4e12 cm-2
Lower delta doping
@ 7e12 cm-2
Bu￿er
Cap bulk
doping
@ 4e18 cm-3
(a) c446 layer structure.
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(b) Recessed TLM I-V characteristics for
varying gaps.
Figure 8.11: c446 layer structure and recessed TLM I-V characteristics.
treatment experiments of Section 7.9 and shown in Figure 8.11(b).
Additionally, in examining the surface of the completed c446 characterisation samples,
extreme surface roughness was apparent in the etched area, as shown in the SEM and
AFM images on Figure 8.12, with rms roughness on the order of 50 nm measured.
The eect of any damage resulting from the recess etching process was separated from
the materials issues by extensive testing of the process parameter space on both the new
wafer and c217, with particular eort expended on the eects of pH variation and etch
time. In the case of c217, the eect of varying the pH balance of the etch chemistry
was profound, with a vefold increase in drive current sweeping the pH range from 5.3
to 5.9 as shown in Figure 8.13. Literature suggests the etch selectivity should vary with
pH, with a decrease in etch rate with increasing pH [346]. All samples were additionally
subjected to AFM analysis, and all were conrmed to have completely etched the InGaAs
cap layer. As a consequence, the eects cannot be attributed to incomplete cap etching.
Prior devices were, by standard practice, etched using a pH of 5.5, which previously
yielded acceptable etch selectivity. Though there was no change in the etch conditions,
veried by the systematic replacement of each chemical component and measurement
process, it is possible that an unidentied environmental shift caused an unexpected
change in damage to the substrate at these conditions. In particular, redeposition or
partial etching might be responsible at lower pH values. Under the new conditions, a pH
of 5.9 was found to be preferable, with higher pH values etching the cap incompletely.
The roughness eects additionally were not evident at a higher pH.
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(a) SEM of recessed TLM gap. (b) AFM of recessed TLM gap.
Figure 8.12: Roughness apparent in all c446 recessed TLM structures. As previously, the
recessed region is 1 m smaller than the ohmic gap.
The prior range of post-recessing treatments was also repeated, and found to remain
applicable.
In the case of c446, however, pH variation, though producing highly variable drive cur-
rents from the recessed TLM sites, was not recovered to acceptable values at any etch
chemistry. In addition, the same problems were observed when recessing the new ma-
terial using a selective citric acid process [237] and a \digital" approach [238, 239]. As
a consequence, the succinic acid etch process itself was eliminated as the origin of the
transport issues.
The issues were explained by consideration of active delta dopant in the new layers.
Growing the new cap structure required the wafer to be subjected to elevated growth
temperatures during a lengthy cap growth time, caused by the modulating cap doping.
It was realised that this exposure could cause migration of the lower delta-doping planes
used to dope the channel toward the surface, reducing eective dopant activation. This
would explain not only the drop in electron density, but might also induce migration into
the channel, reducing mobility.
A spread of Poisson-Schr odinger simulations was used to evaluate this suspicion using
the Snider 1D solver previous employed.
The structure was simulated under four dierent surface potentials, designed to emulate
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Figure 8.13: Eect of pH variation on 2.5 m recessed TLM structures on c217.
any potential surface damage that might unexpectedly create additional surface states
and aect Fermi level pinning. Within each of these surface potential scenarios, the
doping eciency was varied from the designed condition to a minimum of 50 % activation.
In some cases, the upper delta doping plane was assumed to be unaected, and the lower
doping eciency varied alone. Finally, the eect of a 1-2 nm shift in the delta dopant
planes was simulated by shifting the position towards the surface by this distance.
Surface potential / eV 0.65 0.75 0.85 0.95
As designed 3.131012 2.851012 2.531012 2.201012
90% both delta 2.811012 2.491012 2.161012 1.831012
70% both delta 2.071012 1.741012 1.421012 1.091012
60% both delta 1.701012 1.341012 1.051012 7.331012
50% both delta 1.331012 1.001012 6.921011 3.891011
50% bottom delta only 1.731012 1.411012 1.081012 7.621011
50% bottom delta only + 1nm shift 1.371012 1.051012 7.331011 4.281011
50% both delta + 1nm shift 1.071012 7.541011 4.481011 1.751011
50% both delta + 2nm shift 8.171011 5.071011 2.241011 3.521010
Table 8.2: Simulated channel sheet electron density with various dopant activation ecien-
cies and position shifts towards the surface for a variety of surface potentials.
All electron density gures have units of cm 2.
As can be seen from the results of Table 8.2, several combinations of these eects are
sucient to cause the measured suppressed electron populations. In particular, a 50 %
reduction in active dopant decreases the channel population by more than 50 %, whilst
even a 1 nm shift in dopant position reduces the channel population by as much as 20-
30 %. These eects are then exacerbated by any increase in surface potential incurred
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during device processing.
As a consequence, the wafer growth conditions were altered to allow cap growth at a lower
temperature, reducing dopant migration. The channel was then additionally grown at a
hotter temperature to prevent its relaxation and increase its resistance to damage from
the growth of the cap structures.
c577 wafer growth and further wafer design
The resultant wafer was then measured to have a mobility of 10500 cm2=Vs 1 and a
channel electron population of 1.721012cm 2, corresponding to 60 % activation of the
total dopant from the simulations of Table 8.2. These are comparable gures to those of
c216, which achieved gures of 11200 and 2.11012cm 2 respectively.
These gures are not unexpected for the reduced gate-channel separation and should
indicate sucient growth quality.
Ohmic contacts to this wafer were also characterised by TLM methods, yielding non-
annealed contact resistances of 0.07 
.mm and sheet resistances of 128 
/sq using the
standard thick ohmic recipe with no additional heat treatment. Contact resistances are
therefore approximately half those of equivalent treatments on c216 (Table 7.3) with no
major changes to channel transport whilst reducing the gate-channel separation to 13
nm from 15 nm.
Whilst c577 therefore represents an initial evolution of the wafer designs employed in early
devices, the gate-channel separation remains large with respect to the gate length. As
previously mentioned in Section 3.8.4, conventional wisdom suggests that a gate-channel
separation of at least half that of the gate length is desirable [247, 273, 347{349], with
reduced separations yielding enhanced transconductance and electron velocities.
A range of wafers with reducing gate-channel separations was designed, using Poisson-
Schr odinger simulation with and without the cap structure in place to ensure conduction
band compatibility with non-annealed processes and channel population with the cap
removed.
Simulation results are shown in Figure 8.14, with the 13 nm separation representing the
design for c577. The high cap doping and presence of a dopant plane close to the channel is
sucient, as previously discussed, to provide minimal conduction barriers to the channel,
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Separation 13 nm (c577) 8 nm 7 nm 5 nm 4 nm
Cap Identical for all, bulk doped 41018, delta doped 11013 at 2 nm intervals
Barrier 4 nm 2 nm 1 nm 2 ML 2 ML
delta 41012 delta 11013 delta 11013 delta 11013 delta 11013
4 nm 2 nm 2 ML 2 ML 2 ML
delta 71012 delta 11013 delta 71012 delta 11013 delta 11013
2 ML 2 ML 2 ML
delta 11013 delta 11013 delta 11013
Spacer 4 nm 3 nm 3 nm 2 nm 1 nm
Channel Identical 10nm 75% for all
Table 8.3: Overview of wafers of decreasing aspect ratio, where all doping has units of cm 2
and ML represents a single atomic monolayer, around 0.25 nm in thickness.
hence rendering material suitable for non-annealed contact formation. In the recessed
case, however, Fermi level pinning of the barrier layer requires that the doping strategy
be fundamentally altered with decreasing barrier thickness, as the surface pinning more
directly impacts the conduction band geometry in thin barriers.
The 8 nm design comprises a 3 nm barrier and a double-doped 5 nm barrier at a maximum
doping level of 11013cm 2 at each plane; doping sucient to populate the channel with
an electron density greater than that of the 13 nm case as a consequence of the reduced
spacer thickness. Doping at higher densities, however, has proved previously to be futile,
since the dopant activation does not continue to increase. The 8 nm design thus represents
the most aggressively-scaled double-delta-doped case possible, and should also indicate
the eect of a thinned spacer on channel transport, though many previous devices have
used 3 nm spacers.
In order to further thin the barrier whilst maintaining channel population, triple delta
doping of the barrier has been employed. The 7 nm design therefore represents the eect
of this shift in doping strategy, with the spacer thickness unchanged from the 8 nm
design. The 5 nm case represents the ultimate scaling of this approach, with minimally-
thin layers between doping planes yielding a 2 nm barrier. Two monolayers has proved
to be the minimum thickness reliably realisable by MBE, since a single monolayer may
prove discontinuous. As a result of the thinned barrier, the 5 nm case also uses maximal
doping in each plane. The 4 nm design therefore iterates o this approach, moving to a
2 nm spacer but maintaining a 2 nm barrier.
These wafer generations should therefore yield interesting results in short gate length
240Device Development Material design
0 50 100 150 200 250 300
-0.4
-0.2
0
0.2
0.4
0.6
0
2x1018
4x1018
6x1018
13 nm
8 nm
7 nm
5 nm
4 nm
Depth / Å
E
n
e
r
g
y
 
/
 
e
V
E
l
e
c
t
r
o
n
 
d
e
n
s
i
t
y
 
/
 
c
m
-
3
Figure 8.14: Comparison of conduction band proles and electron densities for layer struc-
tures from 13 - 4 nm gate-channel separations. The surface has been oset
such that the channels are concurrent.
devices. Topics expected to be of particular interest are rstly around the feasibility of
realisation of these highly scaled structures, particularly regarding layer integrity and
dopant activation and diusion, since the designs rely on precise geometries and radical
doping steps. Secondly, the performance of devices is of clear interest, rstly in compar-
ison to simulated structures, but also in determining the methods of electron transport
under various conditions. As outlined in Chapter 3, as the gate length is decreased
and extrinsic eects minimised, one expects non-equilibrium eects to dominate HEMT
transport. These structures should provide further opportunity for this, particularly in
the determination of transport ballisticity, given the anticipated drop in mobility with
reducing spacer thickness. Further scaling issues may additionally arise at separations
approaching these scales, particularly gate-channel tunnelling.
Backdoping
The structures presented in Section 8.5 represent the minimum achievable gate-channel
separations using top-doped channels whilst maintaining electron density. These reduc-
tions also occur at the expense of reduced spacer thickness, expected to lower mobility.
As a consequence, performance may decline in such structures despite their interest as a
metric of growth and transport.
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A solution may be to abandon the usual top-only doping method used in Glasgow HEMTs
and proved previously to optimise transport. By back-doping the channel, the spacer
is moved to below the channel along with the dopant plane, leaving only the undoped
barrier close to the surface. As a result, the barrier thickness can eectively be arbitrarily
grown. As a side-eect, there is no reduction of the thickness of the energy barrier in
the conduction band in the barrier as a consequence of doping, expected to reduce the
probability of direct tunnelling from gate to channel.
The backdoping solution is therefore attractive, but requires abandoning the non-annealed
strategy used in the gate-rst methodology presented in this work, attractive for the sim-
plication of high-yield precision lithography by smoothing of topography. A compromise
might be found in the methods presented for dening ohmic contacts in the two-step pro-
cess.
Since the ohmic contacts are evaporated into a trench etched in the silicon nitride, they
are eectively recessed by the thickness of the silicon nitride, onto which resist is spun for
further patterning. As a consequence, if the ohmic contacts are thinned to the same thick-
ness as the silicon nitride, as for previous ohmic recipes used in the short ohmic spacing
tests, the resultant surface is eectively still planar after ohmic patterning. An ohmic-
rst process can therefore be envisaged without compromising the gate lithography. The
challenge in this case then becomes the realisation of suitable annealed ohmic contacts
using very thin metallisations, given the thin layer of silicon nitride used in the 10 nm
gate process.
Two initial backdoped wafers were designed by simulation, using identical 75 % channels
as previously and a 3 nm spacer, giving 4 nm and 2 nm barrier thicknesses, shown in
Table 8.4.
Separation 4 nm 2 nm
Cap Bulk doped 41018, delta doped 11013 at 2 nm intervals
Barrier 4 nm 2 nm
Channel 10nm 75% as previously
Spacer 3 nm
Delta 81012
Table 8.4: Overview of 4 nm and 2 nm backdoped wafers. All doping has units of cm 2.
The two wafer designs are identical apart from the barrier thickness, with identical doping
giving the optimal results in each case. In the backdoping case, therefore, the role of
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surface pinning appears to have reduced impact on the channel population. The Poisson-
Schr odinger simulation results are shown in Figure 8.15.
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Figure 8.15: 1D simulation results comparing conduction band proles and electron den-
sities for 2 and 4 nm barrier thicknesses. The surface has been oset such
that the channels are concurrent.
According to the simulations, the electron densities possible through backdoping tech-
niques are considerably lower than the previously-designed structures, with the channel
population approximately 50 % that of the multiply delta-doped structures of Figure 8.14.
Backdoping, however, should prove to yield a mechanism for vertical transistor scaling
for very short gate lengths whilst retaining high mobility, which may prove impossible
with the more traditional structures.
In the case of highly scaled devices, there is likely to therefore exist an inherrent tradeo
in the InGaAs/InAlAs materials system. Epitaxial scaling of the existing structures is
likely to preserve electron density, but at the expense of mobility, which in the equilibrium
case, will reduce electron velocity. Migration to a backdoped strategy would likely yield
high mobility, but reduced electron density. The overall high frequency performance of
highly-scaled devices built on the two epitaxial layouts would likely be determined by
the role of non-equilibrium eects as the gate length is scaled.
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Additionally, Figure 8.16(c) clearly shows both the radical geometries that can be achieved
using this ohmic process and the excellent alignment accuracy possible from correlation-
based alignment, with the gate perfectly centred in both the recess trench, evident from
the slope of the silicon nitride, and the ohmic pads themselves.
Interestingly, the 60 nm case, whilst perfectly realised, may prove to be beyond the
current limits of practical HEMT fabrication. Firstly, the recess trench, realised by
wet etch, may prove to be the limiting step, since the recess length limits the potential
proximity of the ohmic contacts and recesses shorter than 60 nm have proved dicult
to reliably fabricate, as described in Section 7.10. Additionally, the current upper gate
level features a lower geometry of 60-70 nm. As a result, shorter ohmic separations will
result in source-gate-drain shorting. Potential misalignments increase the probability of
the pads contacting the recess or gate.
As a consequence, though the process enables the fabrication of ohmic gaps as small as
60 nm, future devices were designed to feature a minimum gap dimension of 100 nm.
22 nm devices were again fabricated on c216 using the process, using the intended 4
minute ohmic etch time, yielding functional devices with ohmic spacing ranging from 1
m to 100 nm. Measured device characteristics, however, showed seriously suppressed
drain currents as is clear from Figure 8.17. It should be noted that 22 nm devices with
ohmic contacts fabricated using both the 50 nm-thick and conventional ohmic recipes
exhibited the same issues.
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(a) 800 nm ohmic separation.
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(b) 100 nm ohmic separation.
Figure 8.17: Vds=Ids characteristics of devices with 800 nm and 100 nm ohmic separations.
Capped TLM measurements likewise displayed suppressed currents, with contact resis-
tances of 1.1 
=mm and sheet resistances of 180 
=sq resulting. It therefore appears
245Device Development Device fabrication
0 0.1 0.2 0.3 0.4 0.5 0.6
0
20
40
60
80
800 nm
300 nm
200 nm
150 nm
100 nm
Vds / V
I
d
s
 
/
 
(
A
/
m
m
)
(a) Vg = 0V.
0 0.1 0.2 0.3 0.4 0.5 0.6
0
10
20
30
40
50 800 nm
300 nm
200 nm
150 nm
100 nm
Vds / V
I
d
s
 
/
 
(
A
/
m
m
)
(b) Vg =  0:2V.
Figure 8.19: Comparison of output characteristics of short-ohmic devices for various ap-
plied drain bias.
components, which could conceivably also vary between devices of varying ohmic sepa-
rations, cold measurement techniques were employed.
Cold FET measurements were rst proposed by Dambrine, et al. [188] as a technique for
extracting FET parasitics by measuring devices under zero applied drain bias. By trans-
forming the s-parameters to z- and y-parameters, the various extrinsic circuit elements
can be manipulated at each stage of transformation.
Measurements at zero applied drain bias therefore allow extrinsic resistances and in-
ductances to be extracted. The capacitances are more complicated, since the channel
conductivity interferes with the overall measured capacitance. If the device is biased
such that the channel is pinched-o, the eect of the channel should be negligible in
comparison to the parasitic capacitances.
The devices were measured at both conditions, and the resistances extracted. The results
were plotted versus contact separation in Figure 8.20 and a linear t made to the data.
As expected, the extracted resistances decrease rapidly with source-drain separation.
The results, however, are not as anticipated, with results for a 1 m separation on the
order of 120 
, rather than the 6.5 
 expected for a 50 m-wide device. As expected,
therefore, source-drain resistances are over an order of magnitude greater than expected
for the gap dimension, explaining the order of magnitude reduction in drive currents.
As is clear from the plot, whilst the evolution of extracted resistance with separation is
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Figure 8.20: Extracted resistances for various source-drain separations.
linear, the extrapolation does not intercept zero resistance at zero separation, as would be
expected given idealised contacts on material of uniform sheet resistance. Instead, there
is an oset of around 40 
, which is not unexpected given the anticipated high contact
resistance. By removing this oset from the data points, a more physically expected
value is extracted, where the extrapolation to zero separation does result in zero axial
resistance.
A further eect is, however, noticeable. Figure 8.20 plots the expected total resistance for
various separations, neglecting contact resistance and basing the calculation on recessed
sheet resistance gures extracted previously for the wafer. The theoretical plot features
resistances greater than an order of magnitude less than the extracted gures for the
material. The current reductions therefore cannot be attributed only to etch residue,
since the eective sheet resistances are grossly increased for all separations, though the
eect does appear linear. There consequently appears to be a process at work which
greatly increases the sheet resistance of the device material between the ohmic contacts.
Given that the resistances are linear with separation, whilst capacitances increase slightly
with decreasing separation, the extracted parasitic values do not intrinsically explain
the unexpectedly proportional relationship between measured drive currents and contact
separation of Figure 8.19. It would therefore appear that the eect at work additionally
aects channel transport without further increases to the parasitic resistances.
Further 22 nm devices were also fabricated on c577, the latest material of 13 nm gate-
channel separation outlined in Section 8.5. These devices exhibited identical problems.
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These devices therefore have three main issues:
 Extremely high contact resistance.
 Extremely high sheet resistance.
 Additional mechanism decreases drive currents for decreasing separations.
One possibility is that there might be some edge eects at work, perhaps due to carrier
redistribution corresponding to variations in Fermi level pinning around the ohmic con-
tacts or gate. Eects of this sort could potentially deplete the channel, whilst the axial
parasitic resistances would remain dominated by the high cap sheet resistance. An ex-
planation of this sort may also be married to specic processing issues, with, for instance,
increased etch residue for shorter gaps.
A specic issue is that the RIE tools underwent major maintenance before the fabrication
of these devices, with a resultant need for recalibration of the etch rate for all structures.
In particular, a repeat of the experiments of Figure 7.12 was required to determine the
new etch time appropriate for 22 nm gates, producing a revised gate etch time of 5m 30s
to reproduce the pattern transfer results previously achieved. Since the surface remains
exposed to the etch chemistry for minimal times, it was hoped that the eects on the
exposed surfaces would be minimal, as previously.
It is, however, possible that these changes have additionally caused the etch process to
become more damaging than previously. Damage of this sort, aecting all dry-etched
regions, could explain all the eects observed in these devices, since both the gate and
ohmic regions would be aected. It would be expected, therefore, that devices of de-
creasing source-drain separation would exhibit increased damage to the channel, since
an decreasing region would remain covered by the silicon nitride. If channel resistivity is
increased along a larger percentage of the channel, electron velocity will decrease given
the lower injection velocities and reduced acceleration.
10 nm devices were also fabricated on c577 in parallel with the 22 nm devices, using
the high-resolution method of 10 nm gate fabrication of Section 8.3.1. These devices,
in addition to the problems outlined, exhibited minimal gate control as shown in Figure
8.21.
It is at this stage unclear as to whether the poor control over the channel is due to under-
etching of the gate brought about by the revised etch parameters, or a loss of control
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Figure 8.21: (Ids;Igs)=(Vds;Vgs) characteristics of a 10 nm, 25 m-wide device with 200
nm ohmic separation fabricated on c577.
as a result of the improper lateral scaling shown in Figure 3.27. It is probable that
this very sensitive process now requires proportionally longer over-etch under the revised
silicon nitride etch process. This is further reinforced by the low gate leakage observed
in Figure 8.21, though the gate leakage trends over the limited drain bias range indicate
there is some path for leakage through the silicon nitride. The etch may therefore only be
partially complete, giving minimal control over the channel. It is, however, noteworthy
that the detrimental eects of poor scaling would be expected to be relevant in these
devices, since the gate-channel separation is much larger than the gate length.
Further SEM and TEM are required to conrm these observations, in addition to further
work to re-evaluate the eects of relevant plasma processing following the changes in the
etch conditions.
8.7 Summary
This chapter has detailed several developments to the processes proposed in Chapter 7.
These processes include two methods for scaling the gate pattern transfer processes to
10 nm, using either high-resolution lithographic and pattern transfer processes, or by
length reduction processes employing the conformal deposition and anisotropic etching
of silicon nitride.
Methods for realising ohmic separations as small as 60 nm have been veried and inte-
grated with all the processes proposed in this thesis for the fabrication of highly scaled
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devices.
Several designs for the realisation of highly scaled epitaxial structures have been sim-
ulated, showing the potential for excellent performance with very small gate-channel
separations and addressing the issues observed with the wafers grown for the needs of
Chapter 7. The initial challenges in the growth of the most relaxed of these new structures
have additionally been investigated and circumvented in preparation for the realisation
of more aggressively-scaled designs. In particular, the need for the investigation of the
limits of double-delta-doped structures and the potential move to backdoping has been
highlighted.
Functional devices with source-drain separations as small as 100 nm have been fabricated,
integrating all the processes developed in this thesis. Further problems were, however,
encountered with apparent damage in these devices, potentially as a result of changes in
the RIE conditions. 10 nm devices were fabricated, but also suered problems, though the
exact cause may be a combination of processing issues and intrinsic scaling limitations.
There is therefore a requirement for both continued investigation into plasma damage
under the revised etch conditions and further microscopy into the 10 nm device structures.
The resolution of these issues and continued work on epitaxial development is expected
to yield high performance, fully-scaled devices at gate lengths as small as 10 nm as a
result of this work.
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9.1 The motivation for implant isolation
As the gate length of transistors is reduced, a further eect which begins to play an
important role for narrow devices in particular is the capacitance arising from the feeds
connecting the gate ngers from the active device region to the gate bondpads or waveg-
uides. As the gate capacitances scale with the gate length, the additional parasitic
component from the feed contribution becomes increasingly signicant. Conventionally,
this feed must connect the short and delicate gate across the isolation mesa sidewall.
In order to traverse the vertical distance of 50-100 nm, large metallised gate feeds are
required to maintain good contact and must overlap onto the active region. This overlap
on active material gives rise to substantial capacitive and sidewall leakage eects which
can contribute signicantly to the degradation of device performance [103].
Figure 9.1: Conventional FET mesa isolation, showing the gate feed overlap.
One solution is to eliminate the problem by eliminating the mesa itself, planarising the
device and removing the need for a large overlapping metallisation. Such an approach
can also greatly simplify lithography, which is strongly aected by topographic non-
uniformity of the substrate.
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Implant isolation provides a method of reducing the conductivity of a semiconductor by
damaging the lattice, such that the eect is similar to removing the material altogether,
as would be the case for conventional mesa etching techniques. By bombarding the
material to be used for the device with energetic ions, the crystal lattice can be altered,
displacing atoms and creating trapping which reduces conductivity [350]. If this eect
can be well controlled, the areas exposed would be expected to be eectively insulating,
isolating the active region from the surrounding material.
This implant isolation mechanism has been successfully used with III-V semiconductors
for many years, but has been predominantly limited to gallium arsenide [351, 352], due
to the ease of isolation by use of proton or other light ion bombardment. In the case of
indium phosphide and related materials, however, isolation is far more dicult, since the
smaller bandgap and higher intrinsic carrier concentration of the material reect a lower
intrinsic resistivity [353], reasoning which indeed underlies its frequent use in high-speed
electronic and optoelectronic devices.
9.2 Theory
Implantation-induced isolation can result from two possible physical processes. Firstly,
isolation may occur as a result of damage produced in the lattice by the physical inter-
action of the incident ions on impact with the semiconductor. This physical interaction
may take one of two forms: nuclear collisions where the ion strikes the nucleus of a lattice
atom, or electronic, whereby the incident ion collides with bound electrons [350].
As an ion enters the semiconductor, electronic stopping eects cause the loss of energy
and slow the ion. Once substantially slowed, the ion has a high probability of colliding
with lattice nuclei. On collision with a lattice atom, energy is transferred as momentum
is conserved, which may cause a recoil deection of the struck atom. As a result of a
combination of these physical collisions and Coulombic eects between the ion and atomic
nuclei and electrons, atoms can be displaced entirely from the lattice, creating interstitial
atoms unbound to the surrounding lattice and corresponding lattice vacancies at the
sites of the dislocations [350]. Both ions and atoms are likely to collide further with the
semiconductor lattice, and can cause further atomic dislocations: a recoil cascade. This
tends to occur towards the latter part of the progress of an ion into the semiconductor,
leaving many defect vacancy sites towards the terminal range of the ion.
These lattice defects are then present throughout the implanted region of the semicon-
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Figure 9.2: Collision processes comprising the physical mechanisms of implant isolation.
ductor, causing deep-level trapping which results in the degradation of the conductivity
of the material. This is known as damage-induced isolation.
The second method by which isolation may be achieved is by the creation of chemically-
active deep levels as a result of nuclear interactions at the lattice level. Chemical isolation
results from the implantation of an ion species which will interact with the lattice in
such a way that bonding may occur between the ion and the material, its dopants or
impurities. A requirement for chemical isolation is that the ion implanted must be able
to substitute into a lattice vacancy created during a nuclear collision. Once substituted,
the new atom forms a part of the lattice, and changes its chemical properties. The key to
chemically-induced isolation in n-type semiconductors is to implant a species which will
result in the creation of deep acceptor levels or complex trapping areas which serve to
trap mobile electrons [354]. As a result of the requirement for a substitution reaction, an
annealing step may be essential to provide the necessary energy for bonding and promote
the formation of new trapping complexes [350].
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For indium phosphide and its compounds, unimpressive results have been shown for
isolation for most ions. InxGa1 xAs in particular seems to be a challenge to isolate, given
its extremely narrow bandgap and high intrinsic electron concentration, with resistivities
of around 105
/sq reported [353]. From a device perspective, poor isolation will result
in large leakage currents, detrimental to performance, with conductivity through the
InGaAs channel of greatest concern. Unsatisfactory isolation will also lead to greatly
increased waveguide loss, hampering circuit performance.
(a) InP (b) In0:53Ga0:47As
Figure 9.3: Substrate resistivity following Fe and Kr implants as a function of annealing
temperature. After Too, 2004 [355].
Results from the University of Surrey [355], however, indicate that it appears to be
possible to achieve good isolation over a wide temperature range by the use of either
damage or chemically-induced isolation, with the achievement of resistivities of around
107
/sq, both in InP and In0:53Ga0:47As, shown in graphs reproduced in Figure 9.3.
Damage-induced isolation has been investigated by the implantation of krypton ions,
whilst chemically-induced isolation has been achieved by the substitutional implantation
of iron.
9.3 Experimental Design and Sample Preparation
As a result of these promising results, experiments were undertaken to investigate the
possibility of using krypton and iron isolation implants as a realistic and viable isolation
method for planar III-V devices. These experiments were designed to attempt such
implants on a real HEMT device layer stack.
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Since the layer stack consists of considerable thicknesses of In0:48Al0:52As, the eect of
damage-induced isolation for the Kr+ implant is dicult to predict; however, the cap and
channel layers in which we are most interested are both comprised of InGaAs, although
for the high indium content In0:75Ga0:25As channel desired here, the layer may behave
more like InAs.
Given the large proportions of InGaAs in the device stack, the iron implant process
with the high-temperature annealing step was also attempted, both to monitor the eect
on the sheet resistance as a result of the implantation and the eects on the stability
of the epilayers with these high temperatures. Since MBE generally occurs at around
450   500C, temperatures higher than this may cause signicant elemental migration as
well as undue thermally-induced stress on the epitaxial layers. The annealing routines
described, however, last for only two minutes, so would possibly be suciently undam-
aging to device epitaxy. Iron implants with an annealing phase have therefore also been
investigated for the devices in question.
The implants were to be carried out on MBE-grown metamorphic InGaAs/InAlAs HEMT
layers on a GaAs substrate, wafer C080, similar in design to the layers designed for the
short gate length processes developed during this project. The most relevant active device
layers for isolation are the device channel and the highly-doped cap, as can be seen in
Figure 9.4. It was therefore necessary to implant only as deep as the epitaxially-grown
device layers, around 50nm, much less than the range of hundreds of nanometres required
by Too et al [355] in their initial work. Simulation was therefore undertaken to analyse
the required optimal energies for eective isolation of the device stack.
Implants have been tailored using James Ziegler's SRIM (Stopping and Range of Ions
in Matter) Monte Carlo simulator [356] to produce implantation solutions for both ions
which will result in as uniform damage as possible to the active device depth, with a
particular focus on the channel and heavily-doped cap.
For both ions, it was necessary to use multiple implant techniques, since for the HEMT
layers in question, there is a need for relatively constant damage over a fairly shallow
range: virtually impossible to achieve with a single implant. Multiple implant techniques
allow the combination of several damage proles to give a uniform spread over the com-
plete depth by combining implants in order of decreasing energy. In SRIM, it is possible
to analyse the vacancies created as a result of simulated ion collisions and their recoil
cascades, which, for damage-induced isolation, is a good method of modelling lattice
resistivity.
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Figure 9.4: Double delta-doped metamorphic device layer stack based on a 7.5nm
In0:8Ga0:2As / 7.5nm In0:53Ga0:47As composite channel.
For the krypton isolation, a 150keV / 10keV double implant technique was chosen, using
a 1:1 uence ratio between the two energies, which appears to give good uniformity across
the key layers, as can be seen in Figure 9.5.
The ultimate goal of chemically-induced isolation, as in the case of the Fe+ implantation,
is to look not just at the locations of the vacancies created, since these will provide only
damage-related trapping data, but also at the nal depths of the implanted ions, since
these will interact with the lattice to provide what will become deep trapping centres on
annealing. Consequently, it is important to look at both plots, shown in Figure 9.6.
A 100 keV / 9.2 keV double implant was selected for the iron implant at a uence ratio
of 20:3, since this combination gives both a reasonable damage prole and a good ion
distribution through the active layers. An even damage prole is desirable for the iron
implant as the chemical isolation eects cannot become a factor until annealed at high
temperature. Since the epitaxy of the devices may not survive this annealing, it is also
desirable to investigate the damage-induced isolation as the samples are annealed and
chemical isolation becomes a factor.
On further consultation with the University of Surrey, these conditions were slightly
modied to 150 / 25 keV for krypton at doses of 1  1013 / 2:1  1012cm 2, and 100 / 15
keV at doses of 1:6  1013 / 2:7  1012cm 2 for iron, in order to balance damage between
samples and allow accurate comparison. Split samples were also used, such that the eect
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Figure 9.5: Vacancy creation resulting from Kr+ double implant at 150/15keV.
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Figure 9.6: Ion and damage distributions following a 100keV/9.2keV double implant with
Fe+.
of the second implant could be determined by direct comparison to a singly-implanted
sample.
The implant process is integrated into the device process ow by rst patterning markers
only onto the substrates to be used for the devices, allowing subsequent levels to be
aligned. Silicon nitride hard masking was used to specify the areas to be exposed to
the implant, and was uniformly deposited across the substrates, before alignment of a
masking level to the markers and dry etching the excess nitride. Further SRIM simulation
(Figure 9.7(b))showed that 400 nm silicon nitride was adequate to stop any penetration
of implanted ions in masked regions, whilst electron beam exposure of thick Sumitomo
NEB-31 negative tone resist was used to form the hard mask. The SF6=N2 process used
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for short gate length denition was additionally used here to etch the silicon nitride,
yielding a vertical prole. Both deposition and etch processes were previously shown to
be low-damage in Section 7.4.2.
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Figure 9.7: Hard masking processes for implant isolation. The mask is dened in 400 nm
silicon nitride.
The samples were then implanted as described and returned for further processing. An
ohmic contact layer was deposited, allowing the electrical properties of the material to
be characterised by van der Pauw and transmission line methods. Gates and bondpad
levels were then subsequently deposited. The process ow is outlined in Figure 9.7(a).
The non-annealed ohmic contact process described in Section 4.6 was used. This allowed
the complete processing to be undertaken at low temperatures and the temperature
dependence of the iron implants to be analysed without complication.
9.4 Measurements and Results
The electrical properties of the material were analysed initially by capped and recessed
van der Pauw methods, using standard four-point test structures. Measurements were
taken for all four samples for both implanted and unimplanted material, both to measure
the eectiveness of the resultant isolation and any damage to the surrounding active
material.
Since the resistivity of the implanted material was unusually high for this measurement
system, the bias current used for the measurements had to be greatly reduced, and some
diculty was experienced in the measurement process. As a result, sheet resistance mea-
259Implant Isolation Measurements and Results
surements were also taken by means of the TLM (Transmission Line Method). Both
capped and recessed vdP and TLM structures were measured. With regard to isolation
implants in particular, the use of both capped and recessed structures allows the eective-
ness of the implant at channel depth to be measured separately from that at the cap level,
closer to the surface, allowing comparison between single and double implant strategies.
These measurements also allow detection of any damage or reduction in mobility in the
unimplanted surrounding material.
9.4.1 Non-annealed TLM Measurements
Measurements were performed on all four samples prior to any annealing studies, and
show a direct comparison of results between capped and uncapped structures for single
and double implant strategies for damage-induced isolation. The results are outlined in
Table 9.1
Sample Capped / (
=sq) Recessed (
=sq)
Kr1 - 150 keV 8:19  105 1:46  106
Kr2 - 150/25 keV 9:42  105 1:52  106
Fe1 - 100/15 keV 7:36  105 1:33  106
Fe2 - 100 keV 6:85  105 1:18  106
Table 9.1: TLM Transport data for implanted material
Firstly, it would appear from the results in Table 9.1 that the double implants produce
slightly higher resistivity than their single-implant counterparts, especially for capped
krypton-implanted material. This would suggest that the higher energy implants, at
least for krypton, do not cause damage all the way to the surface.
Secondly, it would appear by comparison of all the structures in Table 9.1 that the
recessed structures have an intrinsically higher resistivity than the capped, implying that
all the implants have been much less eective at shallow depths. This is somewhat
surprising for the double implant, which was designed to be damaging to the surface
layers. This may be due to the use of an overly high energy for the second implant,
resulting in fewer ions stopping and causing vacancies in the shallow surface regions.
The overall sheet resistance for the channel alone, extracted from the recessed measure-
ments, however, is dramatically higher than the pre-implanted value, and comparable or
superior to those found by Too et al [355] for both krypton and iron implants. The values
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shown for iron are based purely on damage-related isolation, not from any deep level-
related chemical eects. The iron implant without anneal appears to produce similar
sheet resistance values to those expected, since the initial high-resistance peak associ-
ated with an unannealed iron implant is annealed out by resist baking steps incurred in
further patterning steps post implant. It is worth noting that these values are associated
with the 80% indium InGaAs channel, and consequently this result could be seen as
slightly surprising given the small bandgap of InAs.
9.4.2 Non-annealed van der Pauw Measurements
Van der Pauw measurements were also carried out in order to measure the material
transport properties of unimplanted surrounding material, in case of any detrimental
eects as a result of straggle or insucient masking. For completeness, measurements of
implanted material were also carried out, though sheet resistance values found by this
method did not correlate well with TLM-extracted measurements, the vdP measurements
being on average some 60% lower than those from the TLM. This has been attributed
to a loss of measurement accuracy associated with the use of the smallest possible bias
current and extremely high resistances.
Implanted Masked
Sample Rsh uH nsh Rsh) uH/ nsh
Kr1 - 150 keV 345489 0 3:66  1014 110.234 6636 8:54  1012
Kr2 - 150/25 keV 294954 0 4:10  1013 98.661 5686 1:11  1013
Fe1 - 100/15 keV 242376 0 2:35  1014 95.244 6019 1:09  1013
Fe2 - 100 keV 257114 0 2:84  1014 81.694 5142 1:49  1013
Table 9.2: Van der Pauw transport data for implanted and unimplanted material. Rsh is
sheet resistance with units of 
=sq, uH is mobility with units cm2=Vs, nsh is
sheet electron density, units of cm 2
.
As can be seen from Table 9.2, the masked regions retain a very high sheet carrier
concentration of around 1  1013cm 2 and mobilities in the range of 5000-6000 cm2=(Vs),
with sheet resistances around 100
/sq. These values are as expected for capped van der
Pauw measurements for this material system, and so it would appear that the implant
process has not resulted in any undesirable damage to the surrounding material.
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9.4.3 Iron Implant Annealing Studies
Since the highest resistivities should occur in InGaAs for iron implants at highly elevated
rapid anneals of an optimal 650-700 C [355], it was decided to attempt to anneal an iron
sample at both a lower temperature and at the 650 C target temperature. Since the
MBE growth occurs at around 500 C, it was of interest to discover the temperatures at
which the epitaxial layers begin to break down, even with a rapid (60 second) anneal and
temperature ramp. The measurements previously discussed used non-annealed ohmic
contacts and have therefore undergone no heat treatment other than standard 180 C
resist bake steps.
Since the singly-implanted sample displayed the worse resistivity, it was decided to sub-
ject it to the two annealing steps whilst retaining the double implant sample for further
work.
(a) Implanted Material
Capped Recessed
Sample Rsh uH nsh Rsh) uH/ nsh
Non-annealed 257114 0 2:84  1014
500C 198937 1 2:72  1013 201820 4 7:31  1012
650C 4683 30 4:44  1014 5809 232 4:63  1012
(b) Masked Material
Capped Recessed
Sample Rsh uH nsh Rsh) uH/ nsh
Non-annealed 81.694 5142 1:49  1013
500C 86.717 5389 1:34  1013
650C 1525 474 8:65  1012 3933 314 5:06  1012
Table 9.3: Van der Pauw transport data for annealing studies on singly-implanted capped
and recessed structures. Symbols and units are as previously.
From the measurements, it can be seen that as the sample is annealed at 500 C, the
sheet carrier concentration in the implanted areas drops markedly, accompanied by a
slight increase in mobility. This is contrary to the original results after Too et al [355],
which reported a moderate increase in resistivity at a 500 C annealing temperature.
In unimplanted regions, there is negligible change in transport properties, which would
imply there has not yet been signicant degradation in the quality of the epitaxy. For
comparison purposes, the original van der Pauw data has been used at the same bias
current as previously.
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Figure 9.8: Mobility and sheet resistance of iron-implanted samples with annealing tem-
perature.
In the implanted case, resistivity in fact decreases at 500 C although sheet electron con-
centration drops. It seems logical that, although the activation anneal may activate some
trapping centres, as predicted by Too, et al., there is also a thermally-related healing pro-
cess which acts to anneal out the implant damage, though electron density may decrease.
It therefore appears, since the net resistivity drops at elevated annealing temperatures,
that the dominant damage mechanism in the iron-implanted epitaxial structures, as for
krypton implants, is damage. There appear, therefore, to be few advantages to pursuing
an iron-based chemical isolation process over a damage-based heavy ion implant such as
krypton.
On raising the annealing temperature to 650 C, which should provide optimal isola-
tion according to reference [355], it was clear that the epitaxial layers had been badly
damaged. Sheet resistivity increased almost twenty-fold in the unimplanted material,
accompanied by a tenfold drop in mobility. For comparison, recessed measurements
were also made for samples annealed at this high temperature, showing channel mobility
both to have dropped signicantly in unimplanted regions, but also to have eectively
equalised between implanted and unimplanted areas.
In eect, the epitaxial layer structure has been so damaged that the intermixing of
lattice components has completely destroyed the isolation characteristics of the unmasked
regions and the heterojunction interface which provides the excellent transport qualities
of a HEMT.
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In addition, the ohmic contacts were also not optimised for annealing at such elevated
temperatures, and were badly degraded, as can be seen from Figure 9.9, with sputtered
metal shorting any narrow gaps. Van der Pauw measurements, however, use widely
spaced contacts, and should not have been signicantly aected. This degradation, how-
ever, would be too severe to produce functional devices, so were the epitaxial problems
solved, a new ohmic recipe would be required.
(a) 500
C (b) 500
C vdP structure (c) 650
C (d) 650
C vdP structure
Figure 9.9: Ohmic contact degradation at high annealing temperatures.
9.4.4 RF Loss Measurements
By forming a \dummy" structure by depositing coplanar waveguide bondpads in the
conventional device layout described in Section 4.6 and shown in Figure 9.10(a), but
excluding any of the active device structures and forming the device on implanted and
therefore insulating material, it is possible to perform RF analysis on the implanted
material to measure its transmission characteristics for use in active devices.
S-parameter measurements were taken using a Wiltron Vector Network Analyser from 0-
60 GHz. By looking at the magnitude of S21, the forward transmission gain, it is possible
to determine the leakage occurring across the frequency band through the implanted
material. Well-isolated material should produce minimal attenuation of the input signal
across the whole band, which should be clear from the magnitude of S21.
Conventional devices are formed on an etched mesa, so the passive areas are etched down
to the semi-insulating GaAs, yielding high waveguide transmission at all measurement
frequencies. The implanted material, however, produces resistivity an order of magni-
tude lower than mesa isolated structures as is clear from Table 9.1, and larger leakage
currents than conventionally-isolated structures. As a result, one would expect reduced
attenuation on implanted material in comparison to the conventional case.
As can be seen from the S21 magnitudes shown in Figure 9.10, there is more than 20
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Figure 9.10: \Dummy" FET structures and transmission loss on double krypton-
implanted samples.
dB attenuation across the band for both singly and doubly-implanted samples, despite
slightly lower resistivities than had been hoped for. At low frequencies below 10 GHz,
attenuation is greater than 40 dB, whilst attenuation drops as frequency increases, as for
conventionally-isolated devices. The drop in attenuation appears to level o at around
40 GHz, remaining at around 25 dB up to the measurement system limit of 60 GHz. This
loss prole mirrors almost exactly that of a conventionally-isolated device, albeit with a
5 dB drop in attenuation across the complete frequency band.
Interestingly, there is virtually no distinction between the two implant samples, whilst
resistivity measurements dier. Whilst the double implant sample does damage the cap
layer to some extent, the implant has not been as successful as desired in the cap, which
may explain the correlation with these measurements.
9.4.5 Transmission Line Measurements
RF measurements were also taken for coplanar waveguide transmission lines fabricated
on isolated material, in order to compare transmission characteristics and relative loss
for the implanted material with the semi-insulating GaAs which forms the substrate
for transmission lines on conventionally-isolated MMICs. Implant-isolated devices imply
complete circuits fabricated on implanted material, so it is important to ensure losses are
not too great to make practical MMICs.
As a result, CPW transmission lines were fabricated at lengths of 100, 200, 500 and
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1000 m and characterised across the 0-60 GHz frequency sweep. This allows a quantita-
tive extraction of loss through the semi-insulating implanted substrate in terms of signal
attenuation per unit length, which may be compared to data from existing mesa-isolated
material.
Looking to the Kr-implanted samples, a change of less than 0.25 dB was observed across
the complete 60 GHz spectrum for the 100 and 500 m waveguides. Looking to all struc-
tures, we can see that the loss appears, as would be expected, to be linearly increasing
with line length and increasing with frequency. For all measurements, the calibration was
poor at frequencies greater than 40 GHz, but it is clear that the general trend continues
to higher frequencies.
By taking account of all measurements for each sample and normalising, it is possible to
extract a loss measure per unit length. Since this is frequency-dependent, it can be seen
graphed in Figure 9.11. From the graph, it is obvious that the single krypton implant
appears to show slightly reduced loss as compared to the doubly-implanted sample, and
both some 2 dB/cm greater than a mesa-isolated structure at low frequencies, rising to
around 4 dB/cm around 40 GHz.
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Figure 9.11: Normalised loss comparison for implanted and conventionally-isolated CPW
structures.
In eect, this result shows that for relatively short lines, there will be a very slightly
greater attenuation for implanted samples, whilst longer lines of over 1 cm could show
an increased attenuation of around 35-40% at high frequencies. This may be acceptable
for some applications, or could be combined with some secondary mesa isolation to de-
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crease loss whilst retaining planar device characteristics. This may improve the parasitic
contributions of these planar devices, whilst improving long-run isolation using a mesa
approach.
Unfortunately, there were recessing problems during gate denition such that the rst
batch of fabricated devices would not pinch o satisfactorily. This was found to be due to
incomplete or \patchy" etching of the silicon nitride masking used during implantation,
conrmed using a Nomarski optical interference contrast microscopy technique.
These results were, however, promising, and would imply that the krypton isolation
system may well be suitable for the fabrication of implant-isolated planar InGaAs/InAlAs
devices and circuits.
9.4.6 Implanted device fabrication
In order to improve the isolation achieved using the Kr process, further samples were
implanted, varying several dierent implant parameters. The shallow implant energy,
rstly, was reduced to the originally designed 15 kV energy in order to deduce the impact
of the changes made during the rst implant. Secondly, a spread of implant uences was
used in order to determine the eect of potential hopping conduction as a result of excess
implant dose.
The samples were processed as previously, using identical hard masking and device fab-
rication processes to the rst samples.
TLM measurements were again used to measure the resistivity of the implanted regions.
Averaging across several sites, as previously, the measured transport data were markedly
improved over the previous sample. In implanted regions, the resistivity was 1.15 M
=sq
according to capped measurements, and 2.19 M
=sq in recessed regions. This is an
increase of 17% in capped regions and 44% in recessed samples.
Conventionally-isolated devices were also fabricated on the same sample to allow accu-
rate comparison. These devices were fabricated with the gate feeds entirely o-mesa.
Although this dramatically decreases gate yield in conventionally-isolated devices, it also
allows a direct comparison between the conventionally-isolated and implanted devices
to analyse any damage arising from the use of an implant process. The merit of the
implant step in this scenario would eectively be to increase the gate yield with the feed
remaining o-mesa.
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Markers were fabricated prior to implantation, then the hard mask dened, the sample
implanted, then the mask removed using a blanket SF6 etch. Conventionally-isolated
structures were then formed on the sample. 60 nm T-gates were then dened on both
implanted and conventionally-isolated sites using the single step PMMA/LOR/UVIII
process described in Section 4.6 and the gates recessed using a single 45 s succinic acid
recess. Conventional ohmic contacts and bondpad structures completed the fabrication
process.
The devices were measured both at d.c. and r.f. from 1-110 GHz.
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Figure 9.12: Comparison of conventionally-isolated and double krypton-implanted 60 nm
100 m-wide device performance.
As is clear from Figure 9.12, the output characteristics of the implanted and conventional
devices are virtually identical, both exhibiting peak drain currents in excess of 1.1 A/mm.
In addition, both sets of devices yielded peak transconductances of close to 1 S/mm.
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These output characteristics are virtually identical between the two sets of devices.
A small dierence in performance was noted in the measurements of gate leakage, where
at positive bias, the implanted devices yielded lower leakage currents, as is clear from
Figure 9.12(c). Small improvements were also noticeable at negative gate bias. The im-
provements are not unexpected: conventional devices have a large metal feed contacting
the channel directly at the mesa edge, contributing signicantly to leakage. Implanted
devices do not feature gate metal across the mesa, hence should yield improved perfor-
mance.
Figure 9.13: S-parameter t of equivalent circuit model for 100 m -wide 60 nm implanted
device.
The s-parameter measurements were extracted as previously (Figure 9.13, and the equiv-
alent model built using physical parameters as before. The circuit was then de-embedded
from the coplanar waveguides and h21 and MSG/MAG were graphed, allowing the cuto
and maximum frequency of oscillation to be extracted.
The equivalent implanted and conventional devices exhibited identical s-parameters and
both had identical gures of merit: an extracted cuto frequency of 420 GHz and a
269Implant Isolation Measurements and Results
1 10 100
0
10
20
30
40
50 Measured h21
Extrapolated h21
Measured MSG/MAG
Extrapolated MAG
Frequency / GHz
d
B
420 GHz
260 GHz
Figure 9.14: Measured and extrapolated h21 and MSG/MAG, showing extracted ft and
fmax.
maximum frequency of oscillation of 260 GHz.
These are respectable gures of merit given the implanted nature of the devices and the
60 nm gate length: the extracted ft is only slightly lower than the best expected from
conventional 50 nm metamorphic devices [357]. It would therefore appear that the im-
plantation process has not induced any signicant deterioration in device characteristics.
In combination with the acceptable loss measurements extracted from the CPW lines,
it would appear that the double 150 kV / 15 kV Kr+ implant may provide a route to
realise acceptable planar implant-isolated devices and MMICs.
9.5 Implantation intermixing eects
One of the side-eects of implant isolation is caused by the straggling eect of ions as they
are implanted, which causes ions to travel laterally within the semiconductor as opposed
to the ideal vertical prole. Implanted ions tend to follow a 3-dimensional Gaussian
prole as they are implanted, with large lateral travel towards the end of the ionic range
[172, 353].
The eect of this is that any masking strategy will result in some ion displacement under
the edges of the mask, unexpectedly implanting some areas. This will result in the
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damage of a small amount of material intended to remain active. For heavy ions, this
eect is compounded by the large recoil cascades discussed previously, as the deection
of recoiling atoms will not be as uniform as the initial implant, and so increased travel
under the mask results.
Due to this eect, the epitaxial structures will become intermixed around the edges of
the theoretically unimplanted active region, resulting, for example, in the formation of
some InGaAlAs quaternary in the boundary region between InGaAs and InAlAs layers.
Although this eect is unlikely to cause problems for typical wide devices, as devices
are narrowed, particularly for low-power or digital applications, these \smeared" regions
may begin to comprise an appreciable proportion of the active region.
An interesting method of analysing this phenomenon is to simulate the eect of implan-
tation around a point and log the co-ordinates of each collision for both ions and recoiling
atoms, as is possible in SRIM. By tracking the nal collision in a cascade, an estimate
of the nal resting place of atoms can be determined to a short distance. An excellent
example is to track the displacement of silicon atoms from the virtually two-dimensional
delta doping planes during the implant process. These co-ordinates can then be plotted
in 3D to give a visual representation of the possible displacement eects which may occur.
Figure 9.15: Displacement of silicon atoms in a double delta-doped device, modelled in
SRIM by 150 keV Kr+implantation through point (0,0,0). Displacements of
up to 100 nm result. Axis units in angstr oms.
As can be seen from Figure 9.15, considerable displacements can result in all three axes
as a result of implantation through a single point. Of particular interest are those atoms
which travel outwith their original layer depths and also travel laterally, since it is these
atoms which will reach an eventual resting place in a layer in which they were not
intended. This simulation would appear to conrm that this eect may prove to play a
role in very narrow devices. The formation of quaternary compounds around the edges
will produce slightly dierent bandgaps, and these regions may even be lightly doped by
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the displacement of silicon from the delta doping layers. This will degrade the conduction
band proles and hence electron concentrations around the edges of the active region,
which may prove to have an eect on connement eects and device performance.
In order to determine the reality of these eects, it is desirable to measure the resistivity
characteristics of implanted material to determine if the simulated dopant straggle ef-
fects cause an appreciable deterioration in real implanted material. To this end, several
masking structures have been designed. Each of these structures consists of two pads
at a xed separation, connected by a narrow region which should remain unimplanted.
By placing ohmic contacts on the pads, resistance between the contacts can be mea-
sured. Several of these structures have been designed with varying widths of connection
region. Neglecting these smearing eects, resistance should be linear with width. If, on
measurement, non-linear eects are observed, then dopant smearing will have played a
role.
It is noteworthy that a similar eect will also occur in conventionally-isolated material,
since surface depletion will occur in any unpassivated semiconductor due to the presence
of surface states, discussed in Section 3.5. For increasingly narrow areas, this depletion
will comprise a higher proportion of the active region.
Lines of various lengths and xed 300 m width were realised in the silicon nitride hard
mask, then implanted using the double krypton implant process to investigate the eects
of intermixing on the measured resistance. Ohmic pads and all other processing were
as for previously-described samples. The lines were then measured using four-probe I-V
techniques, and the linear resistance extracted from each. The results are shown in Table
9.4.
The large-area lines were used to calculate the sheet resistance of the material, which,
at 118 
=sq, correlate fairly well with the extracted van der Pauw measurements of
Table 9.2. It is noteworthy that these gures are extracted using dierent techniques,
and the low-current van der Pauw method previously used yielded inaccurate results as
noted in prior results. Sheet resistances were also calculated for each fabricated geometry
and corresponding resistance. As is clear from Table 9.4, the calculated sheet resistance
remains fairly constant for lines as small as 4 m, with slight increases beginning at 2
m-long lines. The calculated sheet resistance then increases greatly for lines from 2
m-200 nm. Below 200 nm, the calculated sheet resistance begins to drop.
The large-area sheet resistance was used to calculate expected resistances for the smaller
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Iso length / m Mean measured R / k
 Calculated Rsh / (
/sq) Expected R / k

0.06 490.40 98.29 591.47
0.12 463.23 185.73 295.73
0.2 384.14 255.93 177.44
0.5 110.14 180.14 70.98
1 41.09 136.83 35.49
2 18.29 122.00 17.74
4 8.73 118.09 8.87
8 4.42 118.51 4.44
16 2.21 118.29 2.22
Table 9.4: Measured and calculated resistances for implant-isolated lines of various geome-
tries. All lines were 300 m wide.
lines of the geometries fabricated, and are plotted along with the measured resistances
of the lines in Figure 9.16. It is clear that whilst the measurements are well-behaved
above 1 m, the resistances diverge as expected below this length. The peak dierence
between expected and actual resistances occurs at 200 nm, where the real resistances are
over twice those expected. The resistances again converge below this, with the resistance
of a 60 nm line, the minimum fabricated, actually around 100 k
 smaller than expected.
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Figure 9.16: Expected and measured resistances for implant-isolated 300 m-wide lines of
varying length using the double krypton process.
The results are explicable by the simulated data. Recoil cascades extend far beyond
the ionic lateral straggle as a consequence of the interactions of the massive Kr+ ions
with the lattice. As a result, whilst the ion penetration might isolate directly only a
very short distance under the implant mask, as shown in the simulations of Figure 9.15,
273Implant Isolation Implantation intermixing eects
lattice interactions continue up to 100 nm under the mask. These interactions result
in the redistribution of atoms from various layers and the unintentional formation of
compositionally-randomised quaternaries of random doping in the cascade regions.
As the implant mask shrinks laterally, the recoil regions account for a larger percentage
of the masked region, and, due to the unchanged physics of the implant process, do not
scale. For lines of decreasing length, as a result, the central portion will be unaected
by the implant as previously, but will be rapidly shrinking in length with respect to
the length of the total masked region. Since the material isolated is designed to be
low-resistance for devices, in general, structural changes result in increased resistivity.
One would therefore expect there to be a low-resistance stripe in the centre of the line,
bordered on both sides by relatively high-resistance quaternaries formed by the implant.
The following drop in resistance for shorter lengths is more dicult to explain given the
argument just presented. As the length decreases below 200 nm, the entire region below
the mask becomes subject to unintentional interactions as a result of implant-related
recoil cascades as per the simulations of Figure 9.15. It is clear, however, that the bulk of
the atomic displacements happen over a range of around 50 nm, with only the extreme
cases resulting in 100 nm dislocations. As a result, for high-uence implants such as that
carried out, it is probable that for shorter lines such as the 60 nm case, the entire area
might be aected, leaving a drastically altered layer structure from that designed. Since
dopant moves as a result of the cascades, it is possible that the relative doping of the
cap and channel changes such that the channel resistivity is drastically increased, leaving
the bulk of the conduction only through the low-resistance cap and potentially creating
a drop in resistivity.
There is, however, one further explanation. It is important to realise that implantation
results in dopant straggle three-dimensionally around the implant point, with cascades
resulting in atomic displacements in random directions. In many cases, the recoiling
atoms backscatter in opposite directions to the start of the cascade, such that atoms
originating under the mask can recoil to a point outwith it, back into the \damaged"
region. It is therefore possible that, since the whole area under the mask is subject to
recoil eects, the length of the low-resistance region might be larger than the mask if the
region subject to recoils comprises a sucient volume of the isolated region. Hence, for
very small areas, the resistance could drop.
It is impossible to determine the exact causes of these eects without detailed study of
the lattice by TEM, Rutherford Backscatter or Ion Channelling methods. It is, however,
274Implant Isolation Implantation intermixing eects
clear that lateral eects become increasingly important when isolating small areas. If
implant isolation were ever to be used to fabricate digital devices of CMOS proportions,
these phenomena would present signicant challenges.
9.6 Summary
This chapter has outlined the motivation for planarisation of HEMT structures, and the
theory behind implant isolation, which is suggested as a potential method for achieving
planar, well-isolated devices.
This work investigates previously-reported heavy-ion implantation, shown to be eective
in bulk InP and InGaAs, for its eectiveness in a HEMT layer stack, where both narrow
and wide bandgap materials are involved. Both krypton implants and iron implants
were investigated, the krypton implant relying on damage-based isolation mechanisms,
the iron ostensibly utilising chemical isolation techniques by lattice substitution. Double
implants were required for both to eectively isolate a complete device layer stack.
Double krypton implants were shown to produce improved isolation of 1-2 M
=sq using
150 / 15 keV implants. Various annealing steps were investigated for the iron implants, up
to a maximum temperature of 650 C. Isolation was not shown to signicantly improve
with annealing; although sheet electron concentration decreased, some lattice healing
appeared to occur. In addition, both the epitaxy and contacts were shown to be unstable
at annealing temperatures above 500 C.
Transmission lines and devices were fabricated using the double krypton implant, show-
ing results broadly similar to the isolation achieved using conventional techniques. In
particular, functional devices with performance identical to conventionally-isolated de-
vices were realised. These devices yielded drain currents, transconductances and cuto
frequencies on a par with the best previously-realised metamorphic devices of a similar
gate length.
Issues relating to implant-related intermixing of epitaxial composition were also discussed
and experimentally veried. It was shown, in particular, that the lateral straggle of
atoms as a consequence of implant-generated recoil cascades plays a particular role in
the composition and resistance of small isolated structures, with unpredictable eects at
nanometric length scales. Whilst unlikely to be a problem for HEMTs, predominantly
used in r.f. applications, this may present major problems in potential future digital
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devices.
Considering this success of the implant scheme in the fabrication of high-performance
planar HEMTs, it appears to be a natural technology to apply to the 10-20 nm devices
realised in Chapters 7 and 8 in order to increase device yield and reduce gate parasitic
capacitance.
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The continued growth in applications exploiting the millimetre and sub-millimetre fre-
quency bands for imaging and communications has increased the need for improved
high-frequency transistor performance. As discussed in the introduction, the HEMT is a
key low noise, high-frequency circuit component, and requires careful design to improve
performance as the device is scaled.
This work has outlined a new strategy for the realisation of devices with gate lengths as
small as 10 nm using a two-step gate lithography process. Using high-resolution electron
beam lithography and reactive ion etching, these processes have allowed the fabrication
of 22 nm gates with a sample yield close to 100%.
Two separate processes have additionally been developed for the fabrication of 10 nm
gates using this technique, either by careful control of the etching and development
conditions, or by the use of plasma deposition and etching of silicon nitride to reduce the
gate length from larger features in a self-aligned manner. These techniques can therefore
allow the fabrication of high-yield T-gates with very short gate lengths using a variety of
fabrication tools, environments and processes.
The background issues underlying the realisation of high-performance short gate length
devices have been explored in some depth, with a particular focus on the eect of various
surface treatments on the gate recess region. In particular, the importance of minimising
RIE etch times and powers has been noted, and particularly the importance of the
cleaning processes used in the stripping of native oxides from the sample surface, which
have been shown to acutely impact the device transfer characteristics. As a consequence,
a revised process ow, involving multiple low-power RIE steps and a departure from the
use of aggressive acids such as hydrouoric acid, was developed.
These new processes resulted in the fabrication of well-behaved 22 nm devices with peak
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transconductances as high as 1 S/mm and output currents of over 1.2 A/mm, with cuto
frequencies of around 360 GHz. Additionally, 50 nm devices fabricated using the same
processes on the same material showed improved d.c. transconductance of up to 1.6
S/mm. It was particularly noted that device transconductance dropped o markedly
with reducing gate length, underscoring the need for optimisation of the vertical device
architecture. Additionally, the need for minimisation of the source and drain parasitic
resistances was highlighted, noting the unusually high resistances arising from the device
material used. Simple re-simulation, where these access resistances were halved, yielded
cuto frequencies of over 450 GHz, leaving all other parameters unchanged. Dielectric
etching after the completion of the devices was also explored in order to reduce parasitic
capacitances arising from the presence of silicon nitride adjacent to the gate. Although
excessive dry etching resulted in damage to the devices, capacitances were reduced by
30%. In conjunction with the reduction of resistances envisaged by redesign of the ma-
terial, device simulations resulted in cuto frequencies higher than 600 GHz with no
additional changes.
The material system was shown to have signicant impact on device performance, with
a need for sheet resistance reduction in conjunction with greatly reduced gate-channel
separations to allow the fabrication of well-scaled devices at 22 nm gate lengths and be-
low; changes expected to yield increased transconductance as well as reduced parasitic
contributions. As a consequence, material was designed using two dierent doping tech-
niques for the anticipated realisation of wafer structures with gate-channel separations as
small as 2-4 nm. One method involved the retention of multiple dopant planes, a strategy
conventionally used in HEMT fabrication, which yields high electron density, whilst the
other involved the migration to backside channel doping only, allowing minimal barrier
thickness. Although these structures were shown by simulation to yield suitable archi-
tectures and electron distributions, only the most conservative was fabricated during the
timescale of this project.
Given the requirement for reduced source and drain resistances, strategies were also
developed for the realisation of devices with source-drain gaps as small as 100 nm, yielding
a wide variety of laterally-scaled device architectures. Although source-drain gaps as
small as 40 nm were also realised, these proved to be constrained by the dimensions of
the T-gate stack and recess used in the process ow. Functional devices with source-drain
separations as small as 100 nm were realised using these processes, though there were
additional problems, likely arising from dry etch damage following recalibration of the
etch chemistry.
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Processes were also developed for the eective implant isolation of high-indium HEMT
wafers, using multiple krypton implants to dene high-resistivity regions of semiconductor
by physical damage mechanisms. Iron implants were additionally used, and shown to
have negligible chemical isolation eects at device-compatible processing temperatures.
Sheet resistances of up to 2 M
/sq were realised using the krypton process, and implant-
isolated devices with identical performance to conventionally-isolated devices fabricated
concurrently were demonstrated. Additionally, these devices were comparable to the
highest-performance devices reported at similar gate lengths on metamorphic substrates.
Much of the work envisioned at the start of the project has been achieved, since high-
performance devices with gate lengths of 22 nm have been fabricated. There remains,
however, a need for the continued optimisation of the various epitaxial structures and
parasitic components already explored in some depth. In particular, there is a need to
integrate the various processes developed more completely to fully realise the potential
of the combined processes.
Further work on highly-scaled HEMTs should therefore follow these priorities. Firstly,
the cause of material damage to later devices, suspected to be issues related to the
recalibration of the RIE system, must be veried and eliminated. The 10 nm gate
etch time also requires to be recalibrated to ensure correct pattern transfer with the
revised etch chemistry. At this stage, highly laterally-scaled devices can be fabricated
with a range of source-drain separations at a range of gate lengths down to 10 nm on
the latest low sheet resistance c577 wafer realised. From these devices, any further
need for materials or process optimisation can be identied, since a broad spectrum of
parasitic component values should result from the wide range of possible gate lengths
and source-drain separations. The need for potential nal dielectric etching and the
integration of implant processes can then be explored if necessary to reduce parasitic
capacitance or improve yield. The epitaxial realisation of device-quality wafers of short
gate-channel separations is then of the utmost importance, as noted in the degradation
of transconductance observed during the fabrication of 22 nm devices, and much can be
learned from the fabrication of various device gate lengths on a variety of scaled epitaxial
structures. Material development should therefore result in improved transconductance
on the short gate length architectures developed in the work of this thesis.
In summary, this work has yielded signicant improvements to the fabrication technolo-
gies that enable the realisation of highly-scaled High Electron Mobility Transistors. It is
expected that, once fully integrated, the processes developed in the course of this work
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will form a complete platform for the realisation of highly-scaled devices with leading
high-frequency performance and a better understanding of the electron transport phe-
nomena governing nanoscale transistor operation.
280AppendicesA. Device Process Flows
This appendix contains the complete process ows used in the fabrication of the devices
developed in the course of this work. Since each of the process ows uses generic modules
developed designed to be interchangeable, each unique process is listed only once. The
reader is referred to the relevant section for each.
A.1 22 nm Devices - Large source-drain gaps
Lithography step Process step Process
Markers Clean 2hrs acetone, IPA rinse
Spin 4% 2010 5k 60s, 2.5% 2041 5k 60s
Bake 1hr, 2hrs 180C
Expose Global markers: Dose 220 Ccm 2, 64nA beam,
VRU40 | Penrose markers: Dose 250 Ccm 2,
1nA beam, VRU4
Develop 2.5:1 IPA:MIBK, 60s, 23C
O2 Ash 40W 60s
De-oxidise 4:1 H2O:HCl, 30s, 30s H2O rinse
Metallise 15 Ti 70 Au
Lifto 2hrs acetone, IPA rinse
Recess Clean 2hrs acetone, IPA rinse
Spin 2.5% 2041 5k 60s
Bake 3hrs 180C
Expose 1nA beam, dose 1800 Ccm 2, VRU10, Res
0.5nm
Develop 2:1 IPA:MIBK, 60s, 23C, IPA rinse
O2 Ash 40W 60s
Continued on Next Page...
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Lithography step Process step Process
Etch De-oxidise rst, 15s succinic
Strip 2hrs acetone, IPA rinse
Metrology Optical and S4700 inpection
Plasma Deposition Silicon nitride 50nm silicon nitride, SiH4/N2=6.2/6sccm,
coil=100W, platen=0W, 4mTorr, 35C, rate
11.5nm/min
Mark Protect Clean 2hrs acetone, IPA rinse
Spin 12% 2010 5k 60s
Bake 30mins 180C
Expose Dose 305 Ccm 2, 64nA beam, VRU40
Develop 2:1 IPA:MIBK, 60s, 23C, IPA rinse
O2 Ash 40W 60s
Gate 1 Spin 50% ZEP520A, 5k, 60s
Bake 40mins 180C
Expose Dose 1700 Ccm 2, 1nA beam, VRU10, Res
0.5nm
Develop o-xylene 30s, 23C, IPA rinse
Dry Etch 4m40 SF6/N2=5/55sccm, 20W, 15mTorr, 30C,
rate 16nm/min
De-oxidise 10:1 H2O:NH3OH 20s, 30s H2O rinse
Metallise 15Ti 15Pt 15Au
Lifto 2hrs Microposit 1165
Metrology S4700
Isolation Clean 2hrs acetone, IPA rinse
Spin 12% 2010 5k 60s
Bake 3hrs 180C
Expose Dose 305 Ccm 2, 64nA beam, VRU40
Develop 2:1 IPA:MIBK, 60s, 23C
O2 Ash 40W 60s
Dry Etch 4m SF6/N2
Bake 15m 120C
Wet etch De-oxidise rst, 90s 1:1:100 ortho:H2O2:H2O, 15s
succinic
Metrology AFM, S4700, TLM, iso squares
Continued on Next Page...
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Lithography step Process step Process
Gate 2 Clean 2hrs acetone, IPA rinse
Spin 8% 2010 5k 60s, 1:4 LOR 5k 60s, 58% UVIII 3k
60s
Bake 2hrs 180C, 15m 180C, 60s hotplate 126:7C
Expose Gate: Dose 100 Ccm 2, 1nA beam, VRU10,
CFA36, Feeds: Dose 500 Ccm 2, 64nA beam,
VRU40
Postbake 90s hotplate 126:7C
Develop 60s CD26 room temperature, 90s o-xylene, 23C
O2 Ash 40W 30s
De-oxidise 4:1 H2O:HCl, 30s, 30s H2O rinse
Metallise 15Ti 15Pt 180Au
Lifto 2hrs acetone, IPA rinse
Clean 5m Microposit 1165, H2O rinse
Ohmic Clean 2hrs acetone, IPA rinse
Spin 4% 2010 5k 60s, 2.5% 2041 5k 60s
Bake 1hr, 2hrs 180C
Expose Dose 305 Ccm 2, 64nA beam, VRU40
Develop 2:1 IPA:MIBK 60s, 23C, IPA rinse
O2 Ash 40W, 60s
Dry Etch 4m SF6/N2
De-oxidise 4:1 H2O:HCl, 30s, 30s H2O rinse
Metallise 11Au 11Ge 11Au 11Ge 20Au 12Ni 80Au
Lifto 2hrs acetone, IPA rinse
Metrology S4700, TLM, VdP
Bondpad Clean 2hrs acetone, IPA rinse
Spin 15% 2010 3k 60s, 4% 2041 5k 60s
Bake 1hr/1hr 120C
Expose Dose 305 Ccm 2, 64nA beam, VRU40
Develop 2:1 IPA:MIBK 60s, 23C
O2 Ash 40W 60s
Dry etch 4m SF6/N2
De-oxidise 4:1 H2O:HCl, 30s, 30s H2O rinse
Metallise 50 NiCr 1200 Au (50NiCr 400 Au short run)
Continued on Next Page...
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Lithography step Process step Process
Lifto 2hrs acetone, IPA rinse
Metrology S4700, TLM, VdP, DC, RF, S900
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A.2 22 nm Devices - Short source-drain gaps
Lithography step Process step Process
Markers all steps as for Section A.1
Recess all steps as for Section A.1
Plasma Deposition all steps as for Section A.1
Mark Protect all steps as for Section A.1
Gate 1 all steps as for Section A.1
Isolation all steps as for Section A.1
Ohmic Clean 2hrs acetone, IPA rinse
Spin 4% 2010 5k 60s, 2.5% 2041 5k 60s
Bake 1hr, 2hrs 180C
Expose 2m ohmics: Dose 220 Ccm 2, 64nA beam,
VRU40 | Short gap ohmics: Dose 220 Ccm 2,
8nA beam, VRU12
Develop 2.5:1 IPA:MIBK 60s, 23C, IPA rinse
O2 Ash 40W, 60s
Dry Etch 4m SF6/N2
De-oxidise 4:1 H2O:HCl, 30s, 30s H2O rinse
Metallise 9Au 9Ge 9Au 8Ni 15Au
Lifto 2hrs acetone, IPA rinse
Metrology S4700, TLM, VdP
Gate 2 all steps as for Section A.1
Bondpad all steps as for Section A.1
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A.3 10 nm Devices
Lithography step Process step Process
Markers all steps as for Section A.1 or A.2
Recess all steps as for Section A.1 or A.2
Plasma Deposition Silicon nitride 20nm silicon nitride, SiH4/N2=6.2/6sccm,
coil=100W, platen=0W, 4mTorr, 35C, rate
11.5nm/min
Mark Protect all steps as for Section A.1 or A.2
Gate 1 Spin 50% ZEP520A, 5k, 60s
Bake 40mins 180C
Expose Dose 600 Ccm 2, 1nA beam, VRU10, Res 0.5nm
Develop o-xylene 30s, 23C, IPA rinse
Dry Etch 105s SF6/N2=5/55sccm, 20W, 15mTorr, 30C,
rate 16nm/min
De-oxidise 10:1 H2O:NH3OH 20s, 30s H2O rinse
Metallise 15Ti 5Pt 5Au
Lifto 2hrs Microposit 1165, H2O rinse
Metrology S4700
Isolation all steps as for Section A.1 or A.2
Ohmic all steps as for Section A.1 or A.2
Gate 2 all steps as for Section A.1 or A.2
Bondpad all steps as for Section A.1 or A.2
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A.4 Implanted Devices
Lithography step Process step Process
Markers all steps as for Section A.1
Plasma Deposition Silicon nitride 400nm silicon nitride, SiH4/N2=6.2/6sccm,
coil=100W, platen=0W, 4mTorr, 35C, rate
11.5nm/min
Implant mask Spin 100% NEB-31, 3k, 60s
Bake 2mins hotplate 87C
Expose Dose 30 Ccm 2, 64nA beam, VRU40, Res
1.25nm
Postbake 2mins hotplate 97C
Develop CD26, room temperature, H2O rinse
Dry Etch SF6/N2=5/55sccm, 20W, 15mTorr, 30C, rate
16nm/min, reectometry-terminated
Metrology Optical, AFM
Implant Implant Various conditions
Mask etch SF6/N2=5/55sccm, 20W, 15mTorr, 30C, rate
16nm/min, reectometry-terminated
Metrology Optical Nomarski, AFM
Gate 2 Clean 2hrs acetone, IPA rinse
Spin 2.5% 2041 3.7k 60s, 1:4 LOR 5k 60s, 58% UVIII
3.5k 60s
Bake 2hrs 180C, 15m 180C, 60s hotplate 126:7C
Expose Gate: Dose 100 Ccm 2, 1nA beam, VRU10,
CFA15, Feeds: Dose 500 Ccm 2, 64nA beam,
VRU40
Postbake 90s hotplate 126:7C
Develop 60s CD26 room temperature, 60s o-xylene 23C
O2 Ash 40W 30s
De-oxidise 4:1 H2O:HCl, 30s, 30s H2O rinse
Metallise 15Ti 15Pt 180Au
Lifto 2hrs acetone, IPA rinse
Clean 5m Microposit 1165, H2O rinse
Ohmic all steps as for Section A.1
Continued on Next Page...
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Lithography step Process step Process
Bondpad all steps as for Section A.1
289B. InAlAs surface treatments: Com-
plete I-V results
This appendix provides more complete results to the InAlAs processing experiments
summarised in Section 7.9. These measurements explored rstly a range of SF6, HF and
sulphide treatments, detailed in Figure B.1.
These results suggested the signicant inuence of HF, and so further experiments were
carried out, shown in Figure B.2.
A range of acids and bases were then tested, shown in Figure B.3.
Each set of experiments used a set of standard TLM structures, with varying gap lengths
from 2.5 - 5.5 m.
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Figure B.1: Comparison of various recessed TLM sites before and after various post-
recessing surface treatments. Gap size increases from top trace to bottom
from 2.5 m to 5.5 m in 1 m steps. Dashed traces are the pre-treatment
curves in each case.
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(b) 1:10 BHF:H2O
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Figure B.2: Comparison of various recessed TLM sites before and after various HF-based
surface treatments. Dashed traces are the pre-treatment curves in each case.
292InAlAs surface treatments: Complete I-V results
0 0.5 1 1.5 2
0
100
200
300
400
500
600
700
Vdiff / V
I
f
 
/
 
(
m
A
/
m
m
)
(a) 1:10 H2SO4 : H2O
0 0.5 1 1.5 2
0
100
200
300
400
500
600
700
Vdiff / V
I
f
 
/
 
(
m
A
/
m
m
)
(b) 1:10 H3PO4 : H2O
0 0.5 1 1.5 2
0
100
200
300
400
500
600
700
Vdiff / V
I
f
 
/
 
(
m
A
/
m
m
)
(c) 1:4 HCl : H2O
0 0.5 1 1.5 2
0
100
200
300
400
500
600
700
Vdiff / V
I
f
 
/
 
(
m
A
/
m
m
)
(d) 1:10 NH3OH : H2O
Figure B.3: Comparison of various recessed TLM sites before and after various non-HF
surface treatments.
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